

## 输入电压范围 12V 至 100V、输出电流 0.2A 开关转换器

 查询样品: [UCC25230](#)

### 特性

- 运行为一个降压转换器、或者隔离型正-反激, **Flybuck™** 高度集成转换器
- 从 **12V 至 100V** 的宽运行输入电压范围, **105V** 浪涌电压。
- 高达 **0.2A** 的输出电流
- 具有高达 **2mA** 电流能力的 **9V** 常开 **VDD** 输出
- 耐热增强型 **4mm x 4mm** 小外形尺寸无引线 (**SON**)-**8/S**-塑料超薄型小外形尺寸无引线 (**PVSON**)-**N8 (DRM)** 封装
- 内部设定的 **380kHz** 固定开关频率
- 内部持续时间为 **2ms** 的软启动
- 带有输入前馈的电压模式控制可实现最佳输出滤波器设计
- **2%** 精度内部 **2.5V** 基准
- **V<sub>DD</sub>** 欠压闭锁 (**UVLO**)
- 针对高电容负载下初次启动的带有频率折返功能的逐周期电流限制
- 带有输入正常信号的输入 **UVLO** 和过压闭锁 (**OVLO**)
- 集成型 **110V**, 高侧和低侧开关

### 应用范围

- 高密度隔离待机偏置电源
- 直流 (**DC**) 到 **DC** 转换器


### 说明

UCC25230 是一款高度集成的脉宽调制 (PWM) 转换器, 此转换器可作为一个隔离式正反激控制器。它具有集成的高侧和低侧电源开关, 以及包含所有关键转换器功能的控制电路。功率级仅需一个或者多个绕组耦合电感器和输出电容器即可实现完整解决方案。带有外部补偿的电压模式前馈控制可在宽输入电压范围内实现最佳输出滤波器选择。UCC25230 具有内部设定的 380kHz 固定频率。它还包括带有滞后的输入电压 UVLO 和 OVLO 比较器, 以及可被用于启用 PWM 控制器的输入正常、开路集电极输出信号。

UCC25230 采用耐热增强型 8 引脚小外形尺寸无引线 (SON) 封装, 在此封装中 PowerPad™ 用作一个接地引脚。

其它特性包括内部软启动和逐周期电流保护。输入电压和输出电流范围内隔离转换器的实测效率显示在 Figure 2 中。

### 隔离式降压转换器。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad, Flybuck are trademarks of Texas Instruments.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION

TEMPERATURE RANGE, $T_A = T_J$	PACKAGE	TAPE AND REEL QTY.	PART NUMBER
-40°C to +125°C	SON-8/S-PVSON-N8 (DRM)	250	UCC25230DRMT
		3000	UCC25230DRMR

### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
Supply voltage range, $V_{IN}$	DC	-0.3	100	V	
	Repetitive surge < 200 ms		105		
Output voltage on PHASE	DC	-0.3	$V_{IN} + 0.5$		
	Repetitive pulse < 100 ns	-2	$V_{IN} + 1$		
Voltage	BOOT with respect to PHASE	-0.3	10		
Voltage	VDD	-0.3	10		
Voltage	FB, UV/OV, COMP	-0.3	VDD		
Voltage	$V_{IN\_G}$	-0.3	5.5		
ESD rating	HBM		2		kV
	CDM		500		V
Sink current	PHASE (peak)		220 (internally limited)	mA	
Source current	PHASE (peak)		-220 (internally limited)		
Operating virtual junction temperature range, $T_J$		-40	150	°C	
Operating ambient temperature range, $T_A$		-40	125		
Storage temperature, $T_{STG}$		-65	150		
Lead temperature (soldering, 10 sec.)			300		

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Databook for thermal limitations and considerations of packages.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		UCC25230		UNITS
		DRM		
		8 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	33.9		°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	33.2		
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	11.4		
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.4		
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	11.7		
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	2.3		

- (1) 有关传统和新的热量的更多信息，请参阅 *IC 封装热量量* 应用报告 [SPRA953](#)。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定在一个 JEDEC 标准 high-K 测试电路板上进行仿真，从而获得自然对流条件下的结到外部热阻。
- (3) 通过在封装顶部进行冷板测试仿真来获得结到芯片外壳（顶部）热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结到电路板热阻。
- (5) 结到顶部的表征参数 ( $\psi_{JT}$ ) 估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中描述的程序从得到  $\theta_{JA}$  的仿真数据中提取出该参数。
- (6) 结到电路板的表征参数 ( $\psi_{JB}$ ) 估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中描述的程序从得到  $\theta_{JA}$  的仿真数据中提取出该参数。
- (7) 通过在裸（电源）焊盘上进行冷板测试仿真来获得结到芯片外壳（底部）热阻。不存在特定的 JEDEC 标准测试，但在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

**RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage range, $V_{IN}$	12	48	75, (100 V for 1 ms)	V
Supply bypass capacitor, $C_{VIN}$		1.0		$\mu$ F
Supply bypass capacitor, $C_{VDD}$	0.1	1.0	2.2	
Operating junction temperature range	-40		+125	°C

## ELECTRICAL CHARACTERISTICS

$V_{IN} = 48\text{ V}$ , 1- $\mu\text{F}$  capacitor from  $V_{IN}$  to GND, 1- $\mu\text{F}$  capacitor from  $V_{DD}$  to GND,  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS
<b>Supply Currents</b>						
$I_{VIN}$	Quiescent current	$V_{IN} = 5\text{ V}$		0.5	2	mA
$I_{VINO}$	$V_{IN}$ operating current	FB = COMP		4.5	10	
<b>VDD Regulator</b>						
$V_{DD}$	VDD, output voltage		8.46	9	9.54	V
	Line regulation	$17\text{ V} < V_{IN} < 75\text{ V}$		$\pm 5$	$\pm 40$	mV
	Load regulation	$-2\text{ mA} < I_{VDD} < 0\text{ mA}$		$\pm 5$	$\pm 40$	
	VDD current limit (when $V_{DD} = 5.5\text{ V}$ )		-2	-6	-13	mA
<b>Internal Undervoltage Lockout (<math>V_{DD\_UVLO}</math>)</b>						
$V_{DD\_rising}$	VDD rising threshold		7.0	7.5	8	V
$V_{DD\_hyst}$	VDD threshold hysteresis		0.4	0.7	1.1	
$V_{DD\_falling}$	VDD falling threshold		6.3	6.8	7.3	
<b>Undervoltage (external programmable)</b>						
	Falling threshold		0.9	1.0	1.1	V
	lhyst		7	11	18	$\mu\text{A}$
<b>Overvoltage (external programmable)</b>						
	OVLO Rising threshold		4.5	5	5.5	V
	lhyst		-15	-22	-40	$\mu\text{A}$
<b>VIN Power GOOD</b>						
	PG output sink resistance	$I_{PG} = 5\text{ mA to }10\text{ mA}$		50	100	$\Omega$
<b>Oscillator</b>						
f	Oscillator frequency fixed		324	380	445	kHz
$DC_{MIN}$	Minimum duty cycle	FB = 3.0 V			0%	
$DC_{MAX}$	Maximum duty cycle	FB = 2.0 V	85%			
	Frequency variation	$12\text{ V} < V_{IN} < 75\text{ V}$	-15%		15%	

**ELECTRICAL CHARACTERISTICS (continued)**

$V_{IN} = 48\text{ V}$ , 1- $\mu\text{F}$  capacitor from VIN to GND, 1- $\mu\text{F}$  capacitor from VDD to GND,  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS
<b>Error Amplifier</b>						
	REF voltage	FB = COMP, (T = 25°C)	2.42	2.50	2.58	V
		FB = COMP, (T = -40 to 125°C)	2.40	2.50	2.60	
Avol	Avol open loop voltage gain		40	80		dB
	Input leakage current, FB				±2	μA
I <sub>COM(sink)</sub>	COMP sink current	V <sub>COMP</sub> = 4.5 V	2	4.8	10	mA
I <sub>COM(source)</sub>	COMP source current	V <sub>COMP</sub> = 4.5 V	-2	-6.1	-12	
V <sub>OL</sub>	COMP voltage range	I <sub>COMP</sub> = 100 μA		.4	1.2	V
V <sub>OH</sub>	COMP voltage range	I <sub>COMP</sub> = -100 μA	VDD-1.2	VDD-0.7	VDD	
<b>Soft Start</b>						
	Time for COMP to ramp	FB = COMP	1.75	2.05	2.35	ms
<b>Output</b>						
	R <sub>DS(on)</sub> high	V <sub>IN</sub> = 48 V		6	15	Ω
	R <sub>DS(on)</sub> low	V <sub>IN</sub> = 48 V		5	10	
	Max average current			200		mA
<b>ILIMIT<sup>(1)</sup></b>						
	ILIMIT phase high	V <sub>IN</sub> = 30 V	-600	-400	-220	mA
	Propagation delay, blanking delay plus ILIMIT delay		60	100	140	ns
	ILIMIT phase low	V <sub>IN</sub> = 30 V	220	400	600	mA
	Propagation delay, blanking delay plus ILIMIT delay <sup>(2)</sup>		60	100	140	ns

(1) Continued operation while in ILIM could exceed the maximum power dissipation for the device. For Non-Isolated applications additional external over current protection may be required.

(2) Specified by design, not production tested.

**DEVICE INFORMATION**




Figure 1.

**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
PHASE	1	O	Phase output of high-side and low-side power FETs.
BOOT	2	I	0.1- $\mu$ F capacitor connected between BOOT and PHASE pins along with the internal diode between BOOT and VDD provides supply voltage to the drive circuit of the upper power FET.
UV/OV	3	I	Input to internal comparators. Internal linear regulator remains functional. A bypass cap of at least 1000 pF is recommended.
VIN_G	4	O	VIN power good. Open drain output, state determined by UV/OV pin.
FB	5	I	Error amplifier inverting input. Connect to output voltage divider with compensation circuit to this pin.
COMP <sup>(1)</sup>	6	O	Output of error amplifier.
VDD	7	O	Output of internal linear regulator. Bypass VDD pin to GND pins close to device package with a high quality, low ESR 1- $\mu$ F ceramic capacitor.
VIN	8	I	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to GND pins close to device package with a high quality, low ESR 1- $\mu$ F ceramic capacitor.
GND PAD	9	-	Thermal ground pad and electrical ground for the device.

(1) Input feed forward control with RAMP magnitude  $V_{IN} \times 6\%$ .

## Detailed Pin Description

**PHASE (pin 1):** Output of the internal high and low sides of the internal synchronous FETS. This output drives the external power inductor, or primary side of a coupled inductor for multiple outputs.

**BOOT (pin 2):** Connect a 0.1- $\mu$ F capacitor between the BOOT pin and the PHASE pin. This provides the necessary level shift voltage to drive the internal upper FET gate.

**UV/OV (pin 3):** Input to the internal window comparator with a 1-V and 5-V reference. The input to the UV/OV pin determines the state of the open drain output of VIN\_G. This does not determine the operating range of the UCC25230. A bypass cap at least 1000 pF is recommended for noise immunity.

**VIN\_G (pin 4):** Open drain output of The UCC25230's internal comparator. The output state is determined by the voltage on the UV/OV pin. The UCC25230 will continue to function regardless of the state of this pin. Used for controlling external circuitry. Maximum voltage to this pin is 5.5 V.

**FB (pin 5):** FB is the inverting input of the UCC25230's internal error amplifier. Connect the output voltage sensing divider to this pin. Internal reference is 2.5 V on the non inverting input.

$$R2 = \left( \left( \frac{V_{OUT}}{2.5} \right) - 1 \right) \times R1 \quad (1)$$


**COMP (pin 6):** The COMP pin is the internal error amplifier's output. The voltage range of COMP is 0 V to 8.3 V. At steady state, a higher COMP pin voltage results in a larger duty cycle. Add compensation components between this pin and FB. The device has input feed forward control which makes PWM RAMP magnitude  $V_{IN} \times 6\%$ .

**VDD (pin 7):** This is the 9-V output of the UCC25230's internal voltage regulator. This output may be used for powering additional circuitry, up to a current of 2 mA, depending on the voltage on the VIN pin. Care must be taken not to exceed the devices total power dissipation.

**VIN (pin 8):** This is the voltage input pin for the UCC25230. It supplies the internal voltage regulator and output switches. Bypass this pin with at least 1- $\mu$ F low ESR capacitor.

**GND PAD (pin 9):** GND PAD is the ground reference for the whole device. Tie all signal returns to this point.

Functional Block Diagram





TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.





Figure 5.

**TYPICAL CHARACTERISTICS (continued)**  
**VDD CHANGE**  
**vs**  
**TEMPERATURE**



**Figure 6.**

## APPLICATION INFORMATION

### Detailed Description

The UCC25230 PWM converter integrates all necessary functions to operate as an isolated auxiliary bias supply. It is capable of operating from an input voltage range of 12 V to 100 V (up to 105-V surge), making it ideal for usage in 24-V or 48-V input telecom applications. High-side and low-side power switches are integrated and provide up to 200 mA of peak output current. The UCC25230 is an ideal, complementary solution to primary-side or secondary-side PWM control methodologies as it provides bias voltages necessary for PWM controllers and/or external peripheral circuitry. UCC25230 is capable of delivering a primary-side and/or secondary-side bias voltage for power supplies. As such, UCC25230 is optimized for Texas Instruments' family of UCD3k digital and analog PWM controllers as well as the C2000 family of microcontrollers.

UCC25230 operates using Texas Instruments' Flyback™ Topology, which simplifies design versus a traditional flyback topology. Flyback™ Topology allows a synchronous buck-like design methodology. It also enables a significant reduction in external parts count, and also allows usage of a small 2-winding transformer. The Flyback™ Topology does not require a third transformer winding or opto-isolator for regulation. Circuits employing extra transformer windings compromise dynamic response, and add to the transformer's physical size and cost. The Flyback™ is a portmanteau of flyback and buck since the transformer is connected as a flyback converter and the input to output voltage relationship is similar to a buck derived converter.

Typically, an auxiliary bias supply must be designed such that it is the first device in the system to power up, and be the very last device, in the system, to power down. It must be a robust supply, being able to ride through any fault conditions (OV, UV, OTP, etc) and it also must not prematurely shut down the entire power supply. The UCC25230 was designed with these goals in mind:


- A 2-ms soft start ensures a smooth, monotonic startup on both primary and secondary-side voltages.
- Voltage mode with input voltage feedforward allows optimal output filter design.
- Cycle-by-cycle current limit with frequency foldback permits startup under high-capacitive loading.
- Programmable UV/OV detection circuit.
- A VIN\_G fault output provides a fast propagation open drain signal to indicate when an overvoltage or undervoltage condition has been detected. The UCC25230 is specifically designed to remain operational when a fault is detected in order to allow for fast external shutdown.

**Operation of the Flyback™ Converter**

Figure 7 shows a simplified schematic and the two primary operational states of the Flyback converter. The power supply is a variation of a Flyback converter and consists of a half bridge power stage  $S_{HS}$  and  $S_{LS}$ , transformer, primary side capacitor, diode and output capacitor. The output voltage is regulated indirectly by using the primary side capacitor voltage,  $V_{PRI}$ , as feedback. The Flyback is a portmanteau of flyback and buck since the transformer is connected as a flyback converter and the input to output voltage relationship is similar to a buck derived converter, assuming the converter is operating in steady state and the transformer has negligible leakage inductance.

The  $C_{PRI}$  and  $L_{PRI}$  are charged by the input voltage source  $V_{IN}$  during the time the high side switch  $S_{HS}$  is on. During this time, diode D1 is reversed biased and the load current is supplied by output capacitor  $C_O$ .

During the off time of  $S_{HS}$ ,  $S_{LS}$  conducts and the voltage on  $C_{PRI}$  continues to increase during a portion of the  $S_{LS}$  conduction time. The voltage increase is due to the energy transfer from  $L_{PRI}$  to  $C_{PRI}$ . For the remaining portion of the  $S_{LS}$  conduction time, the  $C_{PRI}$  voltage decreases because of current in  $L_{PRI}$  reverses; see the  $i_{L_{PRI}}$  and  $V_{PRI}$  waveforms in Figure 8. By neglecting the diode voltage drop, conduction dead time and leakage inductance, the input to output voltage conversion ratio can be derived as shown in Equation 2 from the flux balance in  $L_{PRI}$ . It can be seen in Equation 2 that the input to output relationship is the same as a buck-derived converter with transformer isolation. The dc voltage  $V_{PRI}$  on the primary side capacitor in Equation 3 has the same linear relationship to the input voltage as a buck converter.



**Figure 7. Simplified Schematic with Two Primary Operational States**

The small signal model for the Flyback is derived by changing the transformer to the inductor equivalent and reflecting the output filter to the primary side for the circuit shown in Figure 7. Assuming negligible leakage inductance and equivalent series resistance for the capacitors, the  $V_{PRI}$  transfer function is similar to the voltage mode control buck power stage transfer function with the exception that the  $C_O$  and load are in parallel with the  $C_{PRI}$  only for the  $1-D$  time. The device has input feed forward control which makes PWM RAMP magnitude  $V_{IN} \times 6\%$ .

$$\frac{V_O}{V_{IN}} = \frac{N_{SEC}}{N_{PRI}} \times D \tag{2}$$

$$\frac{V_{PRI}}{V_{IN}} = D \tag{3}$$




Figure 8. Simplified Voltage and Current Waveforms

Typical Application Diagram




Figure 9. Typical Application Diagram

修订历史记录

Changes from Revision A (November, 2011) to Revision B	Page
• Added 集成型 110V 高侧和低侧开关特性着重号 .....	1
• Added note, Input feed forward control with RAMP magnitude $V_{IN} \times 6\%$ . .....	6
• Added COMP pin description, The device has input feed forward control which makes PWM RAMP magnitude $V_{IN} \times 6\%$ . .....	7
• Deleted Averaging the secondary side components, an approximate transfer function is shown in and pole location in . $R_O$ is the secondary side load resistance and the $R_{LM}$ is the dc resistance of the primary. $R_i$ is the inverse of the Comp to PH gm. ....	13
• Added The device has input feed forward control which makes PWM RAMP magnitude $V_{IN} \times 6\%$ . ....	13

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC25230DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	25230	<a href="#">Samples</a>
UCC25230DRMT	ACTIVE	VSON	DRM	8	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	25230	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC25230DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC25230DRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC25230DRMR	VSON	DRM	8	3000	356.0	356.0	35.0
UCC25230DRMT	VSON	DRM	8	250	210.0	185.0	35.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRM0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



SOLDER MASK DETAILS

4218889/A 01/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRM0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X

EXPOSED PAD 9  
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4218889/A 01/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司