120V 启动电压、4A 峰值电流的高频高端/低端驱动器

查询样品: UCC27210, UCC27211

特性

- 可驱动两个高端/低端配置中的 N通道 MOSFET并具有独立输入
- 最大启动电压： 120V DC
- 4A 吸收、4A 供电输出电流
- 0.9-Ω 上拉/下拉电阻
- 输入引脚电压范围 -10 V 至 20 V 并且独立于电源电压之外
- TTL 或者伪-CMOS 兼容输入版本
- 8-V 至 17-V VDD 运行范围，(最大值 20 V ABS)
- 7.2 ns 上升和 5.5 ns 下降时间 （1000pF 负载时）
- 快速传播延迟(典型值 18-ns)
- 2ns 延迟匹配
- 用于高端和低端驱动器的对称欠压闭锁功能
- 采用全工业标准 (SOIC-8, PowerPAD™ SOIC-8，4-mm x 4-mm SON-8 和 4-mm x 4-mm SON-10)封装
- 额定温度范围 -40 至 140 °C

应用范围

- 针对电信、数据通信和商业市场的电源
- 半桥式和全桥式转换器
- 推-拉转换器
- 高电压同步降压型转换器
- 两开关正激式转换器
- 有源箝位正激式转换器
- D 类音频放大器

说明

UCC27210 和 UCC27211 驱动器是基于流行的 UCC27200 和 UCC27201 MOSFET 驱动器设计而成的，但相对于之前的产品，此两款器件的性能有很大提升。 峰值输出上拉和下拉电流已经增加至 4-A 源电流/4-A 吸收电流，而上拉/下拉电阻也已经减少到 0.9 Ω，这样的话，在MOSFET的米勒效应平台转换期间，能够在保证最小切换损失的前提下驱动大功率 MOSFET。 此输入结构现在能直接处理 10 VDC，这增加了耐用性并且也在无需使用整流二极管的情况下实现到栅极驱动变压器的直接接口连接。 此输入也与电源电压无关并且最大额定电压为 20-V。

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

说明 （续）

UCC27210/1 的开关结点 (HS 引脚) 能够处理最大-18 V电压，这样就保护高端通道不受由寄生电感和杂散电容引起的固有负电压带来的损害。 UCC27210 (伪-CMOS输入) 和 UCC27211 (TTL 输入) 已经增加了滞后时间，这样就实现了到具有增强抗噪性能的模拟或者数字PWM控制器的接口连接。

低端和高端栅极驱动器是独立控制的，它们之间打开和关闭的匹配时间为 2 ns。

片载额定 120-V自举二极管省去了对外部分立式二极管的需要。 为高端和低端驱动器提供了欠压闭锁功能，如果驱动电压低于规定的门限，则提供对称的打开/关闭性能并将输出强制设为低电平。

这两款器件均采用 8 引脚 SOIC(D)、PowerPad™ SOIC-8 (DDA)、4-mm x 4-mm SON-8(DRM) 和 SON-10 (DPR) 封装。

Typical Application Diagrams



ORDERING INFORMATION (1)

TEMPERATURE RANGE $T_A = T_J$	INPUT COMPATIBILITY	PACKAGED DEVICES(1)			
		SOIC-8 (D)(2)	PowerPAD™ SOIC-8 (DDA)(2)	SON-8 (DRM)(3)	SON-10 (DPR)(4)
-40°C to 140°C	Pseudo CMOS	UCC27210D	UCC27210DDA	UCC27210DRM	UCC27210DPR
	TTL	UCC27211D	UCC27211DDA	UCC27211DRM	UCC27211DPR

(1) These products are packaged in Lead (Pb)-Free and green lead finish of PdNiAu which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.
(2) D (SOIC-8) and DDA (Power Pad™ SOIC-8) packages are available taped and reeled. Add R suffix to device type (e.g. UCC27210ADR/UCC27211ADR) to order quantities of 2,500 devices per reel.
(3) DRM (SON-8) package comes either in a small reel of 250 pieces as part number UCC27210ADRMT/UCC27211ADRMT, or larger reels of 3000 pieces as part number UCC27210ADRMR/UCC27211ADRMR.
(4) DPR (SON-10) package comes either in a small reel of 250 pieces as part number UCC27210ADPRT/UCC27211ADPRT, or large reels of 3000 pieces as part number UCC27210ADPRR/UCC27211ADPRR.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range, V_{DD} (1), V_{HB} - V_{HS}		-0.3	20	V
Input voltages on LI and HI, V_{LI}, V_{HI}		-10	20	
Output voltage on LO, V_{LO}	DC	-0.3	V_{DD} + 0.3	
	Repetitive pulse <100 ns (2)	-2	V_{DD} + 0.3	
Output voltage on HO, V_{HO}	DC	V_{HS} – 0.3	V_{HB} + 0.3	
	Repetitive pulse <100 ns (2)	V_{HS} - 2	V_{HB} + 0.3	
Voltage on HS, V_{HS}	DC	-1	115	
	Repetitive pulse <100 ns (2)	-18	115	
Voltage on HB, V_{HB}		-0.3	120	
ESD	Human Body Model (HBM)		2	kV
	Field Induced Charged Device Model (FICDM)		1	
Operating virtual junction temperature range, T_J		-40	150	°C
Storage temperature, T_{STG}		-65	150	
Lead temperature (soldering, 10 sec.)			300	

(1) All voltages are with respect to VSS unless otherwise noted. Currents are positive into, negative out of the specified terminal.
(2) Verified at bench characterization.

RECOMMENDED OPERATING CONDITIONS

all voltages are with respect to V_{SS}; currents are positive into and negative out of the specified terminal. –40°C < T_J = T_A < 140°C (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage range, V_{DD}, V_{HB}-V_{HS}	8	12	17	V
Voltage on HS, V_{HS}	-1		105	
Voltage on HS, V_{HS} (repetitive pulse <100 ns)	-15		110	
Voltage on HB, V_{HB}	V_{HS} +8, V_{DD} –1		V_{HS} +17, 115	
Voltage slew rate on HS			50	V/ns
Operating junction temperature range	-40		140	°C

THERMAL INFORMATION

THERMAL METRIC		UCC27210/11 (1)		UNITS
		D	DDA	
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	111.8	37.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	56.9	47.2	
θ_{JB}	Junction-to-board thermal resistance (4)	53.0	9.6	
ψ_{JT}	Junction-to-top characterization parameter (5)	7.8	2.8	
ψ_{JB}	Junction-to-board characterization parameter (6)	52.3	9.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	n/a	3.6	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

THERMAL INFORMATION

THERMAL METRIC		UCC27210/11 (1)		UNITS
		DRM	DPR	
		8 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	33.9	36.8	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	33.2	36.0	
θ_{JB}	Junction-to-board thermal resistance (4)	11.4	14.0	
ψ_{JT}	Junction-to-top characterization parameter (5)	0.4	0.3	
ψ_{JB}	Junction-to-board characterization parameter (6)	11.7	14.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	2.3	3.4	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

V_{DD} = V_{HB} = 12 V, V_{HS} = V_{SS} = 0 V, no load on LO or HO, T_A = T_J = -40°C to 140°C, (unless otherwise noted)

PARAMETER			TEST CONDITION	MIN	TYP	MAX	UNITS
Supply Currents							
I_{DD}	V_{DD} quiescent current		V(LI) = V(HI) = 0 V	0.05	0.085	0.17	mA
I_{DDO}	V_{DD} operating current	UCC27210	f = 500 kHz, C_{LOAD} = 0	2.4	2.6	4.3	mA
		UCC27211		2.4	2.5	4.3	
I_{HB}	Boot voltage quiescent current		V(LI) = V(HI) = 0 V	0.015	0.065	0.1	mA
I_{HBO}	Boot voltage operating current		f = 500 kHz, C_{LOAD} = 0	1.5	2.5	4	mA
I_{HBS}	HB to V_{SS} quiescent current		V(HS) = V(HB) = 115 V		0.0005	0.13	µA
I_{HBSO}	HB to V_{SS} operating current		f = 500 kHz, C_{LOAD} = 0		0.07	0.9	mA
Input							
V_{HIT}	Input voltage threshold		UCC27210	4.2	5.0	5.8	V
V_{LIT}	Input voltage threshold			2.4	3.2	4.0	V
V_{IHYS}	Input voltage hysteresis				1.8		V
R_{IN}	Input pulldown resistance				102		kΩ
V_{HIT}	Input voltage threshold		UCC27211	1.9	2.3	2.7	V
V_{LIT}	Input voltage threshold			1.3	1.6	1.9	V
V_{IHYS}	Input voltage hysteresis				700		mV
R_{IN}	Input pulldown resistance				68		kΩ
Under-Voltage Lockout (UVLO)							
V_{DDR}	V_{DD} turn-on threshold			6.2	7.0	7.8	V
V_{DDHYS}	Hysteresis				0.5		V
V_{HBR}	V_{HB} turn-on threshold			5.6	6.7	7.9	V
V_{HBHYS}	Hysteresis				1.1		V
Bootstrap Diode							
V_F	Low-current forward voltage		I_{VDD-HB} = 100 µA		0.65	0.8	V
V_{FI}	High-current forward voltage		I_{VDD-HB} = 100 mA		0.85	0.95	V
R_D	Dynamic resistance, ΔVF/ΔI		I_{VDD-HB} = 100 mA and 80 mA	0.3	0.5	0.85	Ω
LO Gate Driver							
V_{LOL}	Low-level output voltage		I_{LO} = 100 mA	0.05	0.09	0.15	V
V_{LOH}	High level output voltage		I_{LO} = -100 mA, V_{LOH} = V_{DD} - V_{LO}	0.1	0.16	0.27	V
	Peak pull-up current(1)		V_{LO} = 0 V		3.7		A
	Peak pull-down current(1)		V_{LO} = 12 V		4.5		A
HO GATE Driver							
V_{HOL}	Low-level output voltage		I_{HO} = 100 mA	0.05	0.09	0.15	V
V_{HOH}	High-level output voltage		I_{HO} = -100 mA, V_{HOH} = V_{HB} - V_{HO}	0.1	0.16	0.27	V
	Peak pull-up current(1)		V_{HO} = 0 V		3.7		A
	Peak pull-down current(1)		V_{HO} = 12 V		4.5		A

(1) Ensured by design.

ELECTRICAL CHARACTERISTICS (continued)

V_{DD} = V_{HB} = 12 V, V_{HS} = V_{SS} = 0 V, no load on LO or HO, T_A = T_J = -40°C to 140°C, (unless otherwise noted)

PARAMETER			TEST CONDITION	MIN	TYP	MAX	UNITS
Switching Parameters: Propagation Delays							
T_{DLFF}	V_{LI} falling to V_{LO} falling		UCC27210, C_{LOAD} = 0	17	21	37	ns
T_{DHFF}	V_{HI} falling to V_{HO} falling			17	21	37	
T_{DLRR}	V_{LI} rising to V_{LO} rising			18	24	46	
T_{DHRR}	V_{HI} rising to V_{HO} rising			18	24	46	
T_{DLFF}	V_{LI} falling to V_{LO} falling		UCC27211, C_{LOAD} = 0	10	17	30	
T_{DHFF}	V_{HI} falling to V_{HO} falling			10	17	30	
T_{DLRR}	V_{LI} rising to V_{LO} rising			10	18	40	
T_{DHRR}	V_{HI} rising to V_{HO} rising			10	18	40	
Switching Parameters: Delay Matching							
T_{MON}	From HO OFF to LO ON	UCC27210	T_J = 25°C		3	11	ns
			T_J = –40°C to 140°C		3	14	
T_{MOFF}	From LO OFF to HO ON		T_J = 25°C		3	11	ns
			T_J = –40°C to 140°C		3	14	
T_{MON}	From HO OFF to LO ON	UCC27211	T_J = 25°C		2	9.5	ns
			T_J = –40°C to 140°C		2	14	
T_{MOFF}	From LO OFF to HO ON		T_J = 25°C		2	9.5	ns
			T_J = –40°C to 140°C		2	14	
Switching Parameters: Output Rise and Fall Time							
t_R	LO rise time		C_{LOAD} = 1000 pF, from 10% to 90%		7.2		ns
t_R	HO rise time				7.2		
t_F	LO fall time		C_{LOAD} = 1000 pF, from 90% to 10%		5.5		
t_F	HO fall time				5.5		
t_R	LO, HO		C_{LOAD} = 0.1 µF, (3 V to 9 V)		0.36	0.6	µs
t_F	LO, HO		C_{LOAD} = 0.1 µF, (9 V to 3 V)		0.15	0.4	
Switching Parameters: Miscellaneous							
	Minimum input pulse width that changes the output					50	ns
	Bootstrap diode turn-off time(2)(3)		I_F = 20 mA, I_{REV} = 0.5 A(4)		20		

(2) Ensured by design.
(3) I_F: Forward current applied to bootstrap diode, I_{REV}: Reverse current applied to bootstrap diode.
(4) Typical values for T_A = 25°C.

Timing Diagrams



DEVICE INFORMATION

Functional Block Diagram



SOIC-8 (D)
TOP VIEW



Power Pad™ SOIC-8 (DDA)
TOP VIEW



SON-8 (DRM)
TOP VIEW



SON-10 (DPR)
TOP VIEW



TERMINAL FUNCTIONS

PIN NAME	PIN		DESCRIPTION
	D/DDA/DRM	DPR	
VDD	1	1	Positive supply to the lower-gate driver. De-couple this pin to V_{SS} (GND). Typical decoupling capacitor range is 0.22 µF to 1.0 µF.
HB	2	2	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022 µF to 0.1 µF. The capacitor value is dependant on the gate charge of the high-side MOSFET and should also be selected based on speed and ripple criteria
HO	3	3	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	4	High-side source connection. Connect to source of high-side power MOSFET. Connect the negative side of bootstrap capacitor to this pin.
HI	5	7	High-side input.
LI	6	8	Low-side input.
VSS	7	9	Negative supply terminal for the device which is generally grounded.
LO	8	10	Low-side output. Connect to the gate of the low-side power MOSFET.
N/C	-	5/6	Not Connected.
PowerPAD™ (1)	Pad	Pad	Utilized on the DDA, DRM and DPR packages only. Electrically referenced to V_{SS} (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.

(1) The PowerPAD™ is not directly connected to any leads of the package. However it is electrically and thermally connected to the substrate which is the ground of the device.

TYPICAL CHARACTERISTICS

QUIESCENT CURRENT vs SUPPLY VOLTAGE



Figure 1.

UCC27210 IDD OPERATING CURRENT vs FREQUENCY



Figure 2.

UCC27211 IDD OPERATING CURRENT vs FREQUENCY



Figure 3.

BOOT VOLTAGE OPERATING CURRENT vs FREQUENCY (HB to HS)



Figure 4.

UCC27210/11 INPUT THRESHOLD vs SUPPLY VOLTAGE



Figure 5.

UCC27210/11 INPUT THRESHOLDS vs TEMPERATURE



Figure 6.

TYPICAL CHARACTERISTICS (continued)

LO AND HO HIGH LEVEL OUTPUT VOLTAGE vs TEMPERATURE



Figure 7.

LO AND HO LOW LEVEL OUTPUT VOLTAGE vs TEMPERATURE



Figure 8.

UNDERVOLTAGE LOCKOUT THRESHOLD vs TEMPERATURE



Figure 9.

UNDERVOLTAGE LOCKOUT THRESHOLD HYSTERESIS vs TEMPERATURE



Figure 10.

UCC27210 PROPAGATION DELAYS vs TEMPERATURE



Figure 11.

UCC27211 PROPAGATION DELAYS vs TEMPERATURE



Figure 12.

TYPICAL CHARACTERISTICS (continued)

UCC27210 PROPAGATION DELAYS vs SUPPLY VOLTAGE



Figure 13.

UCC27211 PROPAGATION DELAYS vs SUPPLY VOLTAGE



Figure 14.

DELAY MATCHING vs TEMPERATURE



Figure 15.

OUTPUT CURRENT vs OUTPUT VOLTAGE



Figure 16.

TYPICAL CHARACTERISTICS (continued)

DIODE CURRENT vs DIODE VOLTAGE



Figure 17.

NEGATIVE 10-V INPUT



Figure 18.

STEP INPUT



Figure 19.

SYMMETRICAL UVLO



Figure 20.

APPLICATION INFORMATION

Functional Description

The UCC27210/11 represent Texas Instruments' latest generation of high voltage gate drivers which are designed to drive both the high-side and low-side of N-Channel MOSFETs in a half-/full-bridge or synchronous buck configuration. The floating high-side driver is capable of operating with supply voltages of up to 120 V. This allows for N-Channel MOSFET control in half-bridge, full-bridge, push pull, two-switch forward and active clamp forward converters.

The UCC27210/11 feature 4-A source/sink capability, industry best-in-class switching characteristics and a host of other features listed in the table below. These features combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

Table 1. UCC27210/11 Highlights

FEATURE	BENEFIT
4-A source and sink current with 0.9-Ω output resistance	High peak current ideal for driving large power MOSFETs with minimal power loss (fast-drive capability at Miller plateau)
Input pins (HI and LI) can directly handle -10 VDC up to 20 VDC	Increased robustness and ability to handle under/overshoot. Can interface directly to gate-drive transformers without having to use rectification diodes
120-V internal boot diode	Provides voltage margin to meet telecom 100-V surge requirements
Switch node (HS pin) able to handle -18 V maximum for 100 ns	Allows the high-side channel to have extra protection from inherent negative voltages caused parasitic inductance and stray capacitance.
Robust ESD circuitry to handle voltage spikes	Excellent immunity to large dV/dT conditions
18-ns propagation delay with 7.2-ns / 5.5-ns rise/fall Times	Best-in-class switching characteristics and extremely low-pulse transmission distortion
2-ns (typ) delay matching between channels	Avoids transformer volt-second offset in bridge
Symmetrical UVLO circuit	Ensures high-side and low-side shut down at the same time
CMOS optimized threshold or TTL optimized thresholds with increased hysteresis	Complementary to analog or digital PWM controllers. Increased hysteresis offers added noise immunity

In UCC27210/11, the high side and low side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27210 and UCC27211. The UCC27210 is the Pseudo-CMOS compatible input version and the UCC27211 is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to V_{SS} which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27210 is 100 kΩ nominal and input capacitance is approximately 2 pF. The 100 kΩ is a pull-down resistance to V_{SS} (ground). The UCC27210 Pseudo-CMOS input structure has been designed to provide large hysteresis and at the same time to allows interfacing to a multitude of analog or digital PWM controllers. In some CMOS designs, the input thresholds are determined as a percentage of VDD. By doing so, the high-level input threshold can become unreasonably high and unusable. The UCC27210 recognizes the fact that VDD levels are trending downward and it therefore provides a rising threshold with 5.0 V (typ) and falling threshold with 3.2 V (typ). The input hysteresis of the UCC27210 is 1.8 V (typ).

The input stages of the UCC27211 have impedance of 70 kΩ nominal and input capacitance is approximately 2 pF. Pull-down resistance to V_{SS} (ground) is 70 kΩ. The logic level compatible input provides a rising threshold of 2.3 V and a falling threshold of 1.6 V.

Under Voltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have UVLO protection. V_{DD} as well as V_{HB} to V_{HS} differential voltages are monitored. The V_{DD} UVLO disables both drivers when V_{DD} is below the specified threshold. The rising V_{DD} threshold is 7.0 V with 0.5-V hysteresis. The VHB UVLO disables only the high-side driver when the V_{HB} to V_{HS} differential voltage is below the specified threshold. The V_{HB} UVLO rising threshold is 6.7 V with 1.1-V hysteresis.

Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27210/11 family of drivers. The diode anode is connected to V_{DD} and cathode connected to V_{HB}. With the V_{HB} capacitor connected to HB and the HS pins, the V_{HB} capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from V_{DD} to V_{SS} and the high side is referenced from V_{HB} to V_{HS}.

Layout Recommendations

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD} and V_{HB} (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high-side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60 to 100-mils width is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node needs to be routed from one layer to another. For GND the number of vias needs to be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid LI and HI (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.

Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.

Example Component Placement



Figure 21. UCC27210/11 Component Placement

Additional References

These references and links to additional information may be found at www.ti.com

- Additional layout guidelines for PCB land patterns may be found in, *QFN/SON PCB Attachment*, Application Brief (Texas Instrument's Literature Number SLUA271)
- Additional thermal performance guidelines may be found in, *PowerPAD™ Thermally Enhanced Package Application Report*, Application Report (Texas Instrument's Literature Number SLMA002A)
- Additional thermal performance guidelines may be found in, *PowerPAD™ Made Easy*, Application Report (Texas Instrument's Literature Number SLMA004)

REVISION HISTORY

Changes from Revision A (November, 2011) to Revision B	Page
• Changed ordering information notes to reflect corrected part number.	2

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27210D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27210DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27210DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27210DPRR	ACTIVE	WSON	DPR	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	UCC 27210	Samples
UCC27210DPRT	ACTIVE	WSON	DPR	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	UCC 27210	Samples
UCC27210DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27210DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27210DRMT	ACTIVE	VSON	DRM	8	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27210	Samples
UCC27211D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 140	27211	
UCC27211DDA	OBSOLETE	SO PowerPAD	DDA	8		TBD	Call TI	Call TI	-40 to 140	27211	
UCC27211DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27211	Samples
UCC27211DPRR	ACTIVE	WSON	DPR	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	UCC 27211	Samples
UCC27211DPRT	OBSOLETE	WSON	DPR	10		TBD	Call TI	Call TI	-40 to 140	UCC 27211	
UCC27211DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27211	Samples
UCC27211DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27211	Samples
UCC27211DRMT	OBSOLETE	VSON	DRM	8		TBD	Call TI	Call TI	-40 to 140	27211	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27210DDAR	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27210DPRR	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DPRT	WSON	DPR	10	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27210DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27210DRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DDAR	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DPRR	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27210DDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
UCC27210DPRR	WSON	DPR	10	3000	346.0	346.0	33.0
UCC27210DPRT	WSON	DPR	10	250	182.0	182.0	20.0
UCC27210DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC27210DRMR	VSON	DRM	8	3000	356.0	356.0	35.0
UCC27210DRMT	VSON	DRM	8	250	210.0	185.0	35.0
UCC27211DDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
UCC27211DPRR	WSON	DPR	10	3000	346.0	346.0	33.0
UCC27211DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC27211DRMR	VSON	DRM	8	3000	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC27210D	D	SOIC	8	75	506.6	8	3940	4.32
UCC27210DDA	DDA	HSOIC	8	75	517	7.87	635	4.25

DDA 8 PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL–OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. This package complies to JEDEC MS–012 variation BA

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322–6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

DRM (S–PVSON–N8) PLASTIC SMALL OUTLINE NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. SON (Small Outline No–Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

THERMAL PAD MECHANICAL DATA

DRM (S–PDSO–N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No–Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRM (S–PDSO–N8)



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for solder mask tolerances.



PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DPR0010A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4218856/B 01/2021

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
77% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4218856/B 01/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265