

单通道高速、低侧栅极驱动器 (具有 4A 峰值拉电流和 8A 峰值灌电流)

查询样品: **UCC27512-EP**

特性

- 低成本、栅极驱动器器件提供 **NPN** 和 **PNP** 离散解决方案的高品质替代产品
- **4A** 峰值拉电流和 **8A** 峰值灌电流非对称驱动
- 强劲的灌电流提供增强的抗米勒接通效应性能
- 快速传播延迟 (典型值 **13ns**)
- 快速上升和下降时间 (典型值 **9ns** 和 **7ns**)
- **4.5V** 至 **18V** 单一电源范围
- 在 **VDD** 欠压闭锁 (**UVLO**) 期间, 输出保持低电平 (以保证加电和断电时的无毛刺脉冲运行)
- **TTL** 和 **CMOS** 兼容输入逻辑阈值, (与电源电压无关)
- 用于高抗噪性的滞后逻辑阈值
- 双输入设计 (选择一个反相 (**IN-** 引脚) 或者同相 (**IN+** 引脚) 驱动器配置)
 - 未使用的输入引脚可被用于启用或者禁用功能
- 当输入引脚悬空时输出保持在低电平
- 输入引脚绝对最大电压电平不受 **VDD** 引脚偏置电源电压的限制
- **6** 引脚 **DRS** (带有散热垫的 **3mm x 3 mm** 超薄小外形尺寸 (**WSON**) 封装) 封装

应用范围

- 开关模式电源
- 直流 (**DC**) 到 **DC** 转换器
- 用于数字电源控制器的伴随栅极驱动器器件
- 太阳能、电机控制、不间断电源 (**UPS**)
- 用于新上市的宽带隙电源器件 (例如 **GaN**) 的栅极驱动器

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 支持军用 (**-55°C** 至 **125°C**) 温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

说明

UCC27512 单通道、高速、低侧栅极驱动器器件能够有效地驱动金属氧化物半导体场效应晶体管 (**MOSFET**) 和绝缘栅双极型晶体管 (**IGBT**) 电源开关。通过使用本身能够大大减少击穿电流的设计, **UCC27512** 能够拉、灌高、峰值电流脉冲进入到电容负载, 此电容负载提供了轨到轨驱动能力以及极小传播延迟 (典型值为 **13ns**)。



UCC27512 提供 **4A** 拉, **8A** 灌 (非对称驱动) 峰值驱动电流能力。非对称驱动中的强劲灌电流能力提升了抗寄生、米勒接通效应的能力。

UCC27512 设计用于在 **4.5V** 至 **18V** 的宽 **VDD** 范围和 **-55°C** 至 **125°C** 的宽温度范围内运行。**VDD** 引脚上的内部欠压闭锁 (**UVLO**) 电路保持 **VDD** 运行范围之外的输出低电平。能够运行在诸如 **5V** 的低电压电平的, 连同同类产品最佳的开关特性, 使得此器件非常适合于驱动诸如氮化镓 (**GaN**) 功率半导体器件等新上市宽带隙电源开关器件。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

典型应用图

Non-Inverting Input

Inverting Input




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾⁽²⁾

PART NUMBER	VID NUMBER	TOP-SIDE MARKING	PACKAGE	PEAK CURRENT (SOURCE/SINK)	INPUT THRESHOLD LOGIC	OPERATING TEMPERATURE RANGE, T _J
UCC27512MDRSTEP	V62/13608-01XE	7512M	3 mm x 3 mm WSON, 6 pin	4-A/8-A (Asymmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage)	-55°C to 125°C

- (1) For the most current package and ordering information, see Package Option Addendum at the end of this document.
(2) All packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations. DRS package is rated MSL level 2.

Table 1. UCC27512 Product Summary

PART NUMBER	PACKAGE	PEAK CURRENT (SOURCE/SINK)	INPUT THRESHOLD LOGIC
UCC27512MDRSTEP	3 mm x 3 mm WSON, 6 pin	4-A/8-A (Asymmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage)

UCC27512-EP

ZHCSB55 –JUNE 2013

www.ti.com.cn

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾⁽³⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range	VDD	-0.3	20	V
OUT voltage	DC	-0.3	VDD + 0.3	
	Repetitive pulse less than 200 ns ⁽⁴⁾	-2	VDD + 0.3	
Output continuous current (OUTH source current and OUTL sink current)	I _{OUT_DC} (source)		0.3	A
	I _{OUT_DC} (sink)		0.6	
Output pulsed current (0.5 μ s) (OUTH source current and OUTL sink current)	I _{OUT_pulsed} (source)		4	
	I _{OUT_pulsed} (sink)		8	
IN+, IN- ⁽⁵⁾		-0.3	20	V
ESD	Human Body Model, HBM		4000	
	Charged Device Model, CDM		1000	
Junction temperature range, T _J		-55	150	°C
Storage temperature range, T _{STG}		-65	150	
Lead temperature	Soldering, 10 sec.		300	
	Reflow		260	

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.
- (4) Values are verified by characterization on bench.
- (5) Maximum voltage on input pins is not restricted by the voltage on the VDD pin.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-55		125	°C
Input voltage, IN+ and IN-	0		18	V

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		UCC27512-EP	UNITS
		DRS	
		6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	85.6	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	100.1	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	58.6	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	7.5	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	58.7	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	23.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

UCC27512-EP

ZHCSB55 –JUNE 2013

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

VDD = 12 V, T_J = -55°C to 125°C, 1-μF capacitor from VDD to GND. Currents are positive into, negative out of the specified terminal.

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNITS
BIAS Currents							
I _{DD(off)}	Startup current	V _{DD} = 3.4 V	IN+ = V _{DD} , IN- = GND	40	100	145	μA
			IN+ = IN- = GND or IN+ = IN- = V _{DD}	25	75	138	
			IN+ = GND, IN- = V _{DD}	20	60	110	
Under Voltage Lockout (UVLO)							
V _{ON}	Supply start threshold			3.70	4.20	4.65	V
V _{OFF}	Minimum operating voltage after supply start			3.45	3.9	4.35	
V _{DD_H}	Supply voltage hysteresis			0.2	0.3	0.5	
Inputs (IN+, IN-)							
V _{IN_H}	Input signal high threshold	Output high for IN+ pin, Output low for IN- pin			2.2	2.4	V
V _{IN_L}	Input signal low threshold	Output low for IN+ pin, Output high for IN- pin		1.0	1.2		
V _{IN_HYS}	Input signal hysteresis				1.0		
Source/Sink Current							
I _{SRC/SNK}	Source/sink peak current ⁽¹⁾	C _{LOAD} = 0.22 μF, F _{SW} = 1 kHz			-4/+8		A
Outputs (OUTH, OUTL, OUT)							
V _{DD} - V _{OH}	High output voltage	V _{DD} = 12 V I _{OUTH} = -10 mA			50	80	mV
		V _{DD} = 4.5 V I _{OUTH} = -10 mA			60	125	
V _{OL}	Low output voltage	V _{DD} = 12 V I _{OUTL} = 10 mA			5	6	
		V _{DD} = 4.5 V I _{OUTL} = 10 mA			5.5	9	
R _{OH}	Output pull-up resistance ⁽²⁾	V _{DD} = 12 V I _{OUTH} = -10 mA			5	7.5	Ω
		V _{DD} = 4.5 V I _{OUTH} = -10 mA			5	10	
R _{OL}	Output pull-down resistance	V _{DD} = 12 V I _{OUTL} = 10 mA			0.375	0.650	
		V _{DD} = 4.5 V I _{OUTL} = 10 mA			0.45	0.750	

(1) Ensured by Design.


(2) R_{OH} represents on-resistance of P-Channel MOSFET in pull-up structure of the UCC27512's output stage.

ELECTRICAL CHARACTERISTICS (continued)

VDD = 12 V, T_J = -55°C to 125°C, 1-μF capacitor from VDD to GND. Currents are positive into, negative out of the specified terminal.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Switching Time					
t _R	Rise time ⁽³⁾	VDD = 12 V C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		8	12
		VDD = 4.5 V C _{LOAD} = 1.8 nF		16	22
t _F	Fall time ⁽³⁾	VDD = 12 V C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		7	11
		VDD = 4.5 V C _{LOAD} = 1.8 nF		7	11
t _{D1}	IN+ to output propagation delay ⁽³⁾	VDD = 12 V 5-V input pulse C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		4	13
		VDD = 4.5 V 5-V input pulse C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		4	15
t _{D2}	IN- to output propagation delay ⁽³⁾	VDD = 12 V C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		4	13
		VDD = 4.5 V C _{LOAD} = 1.8 nF, connected to OUTH and OUTL pins tied together		4	19

(3) See timing diagrams in [Figure 1](#), [Figure 2](#), [Figure 3](#) and [Figure 4](#).



**Figure 1. Non-Inverting Configuration
(PWM Input to IN+ pin (IN- pin tied to GND),
Output represents OUTH and OUTL pins tied together)**




Figure 2. Inverting Configuration
(PWM input to IN- pin (IN+ pin tied to VDD),
Output represents OUTH and OUTL pins tied together)




Figure 3. Enable and Disable Function Using IN+ Pin
(Enable and disable signal applied to IN+ pin, PWM input to IN- pin,
Output represents OUTH and OUTL pins tied together)






Figure 4. Enable and Disable Function Using IN- Pin
(Enable and disable signal applied to IN- pin, PWM input to IN+ pin,
Output represents OUTH and OUTL pins tied together)

DEVICE INFORMATION

Functional Block Diagram



DRS Package
(Top View)



TERMINAL FUNCTIONS

TERMINAL		I/O	FUNCTION
PIN NUMBER	NAME		
1	IN+	I	Non-inverting input: When the driver is used in inverting configuration connect IN+ to VDD in order to enable output, OUT held LOW if IN+ is unbiased or floating.
2, 5	GND	-	Ground: All signals referenced to this pin. It is recommended to connect pin 2 and pin 5 on PCB as close to the device as possible.
3	VDD	I	Bias supply input.
4	OUT	O	Sourcing/sinking current output of driver.
6	IN-	I	Inverting input: When the driver is used in non-inverting configuration connect IN- to GND in order to enable output, OUT held LOW if IN- is unbiased or floating.

Table 2. Device Logic Table

IN+ PIN	IN- PIN	OUTH PIN	OUTL PIN	OUT
L	L	High impedance	L	L
L	H	High impedance	L	L
H	L	H	High impedance	H
H	H	High impedance	L	L
x ⁽¹⁾	Any	High impedance	L	L
Any	x ⁽¹⁾	High impedance	L	L

(1) x = Floating Condition

TYPICAL CHARACTERISTICS




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

TYPICAL CHARACTERISTICS (continued)

**OUTPUT PULL-DOWN RESISTANCE
vs
TEMPERATURE**




Figure 11.

**RISE TIME
vs
TEMPERATURE**




Figure 12.

**FALL TIME
vs
TEMPERATURE**




Figure 13.

**INPUT TO OUTPUT PROPAGATION DELAY
vs
TEMPERATURE**




Figure 14.

**OPERATING SUPPLY CURRENT
vs
FREQUENCY**




Figure 15.

**PROPAGATION DELAYS
vs
SUPPLY VOLTAGE**






Figure 16.

TYPICAL CHARACTERISTICS (continued)**Figure 17.****Figure 18.****APPLICATION INFORMATION****Introduction**

High-current gate driver devices are required in switching power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. With advent of digital power, this situation will be often encountered since the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power since they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself. Finally, emerging wide band-gap power device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving very special requirements in terms of gate drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays and availability in compact, low-inductance packages with good thermal capability. In summary gate-driver devices are extremely important components in switching power combining benefits of high-performance, low cost, component count and board space reduction and simplified system design.

UCC27512 Product Summary

The UCC27512 is a single-channel, low-side high-speed gate driver devices featuring high-source/sink current capability, industry best-in-class switching characteristics and a host of other features (Table 3) all of which combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

Table 3. UCC27512 Features and Benefits

FEATURE	BENEFIT
High Source and Sink Current Capability 4 A and 8 A (Asymmetrical) 4 A and 4 A (Symmetrical)	High current capability offers flexibility in employing UCC2751x family of devices to drive a variety of power switching devices at varying speeds
Best-in-class 13-ns (typ) Propagation delay	Extremely low pulse transmission distortion
Expanded VDD Operating range of 4.5 V to 18 V	Flexibility in system design
Expanded Operating Temperature range of -55°C to 125°C (See Electrical Characteristics table)	Low VDD operation ensures compatibility with emerging wide band-gap power devices such as GaN
VDD UVLO Protection	Outputs are held low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down
Outputs held low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Ability of input pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture
Split output structure (OUTH, OUTL)	Allows independent optimization of turn-on and turn-off speeds
Strong sink current (8 A) and low pull-down impedance (0.375 Ω)	High immunity to $C \times dV/dt$ Miller turn-on events
CMOS/TTL compatible input threshold logic with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic level input signals (3.3 V, 5 V) optimized for digital power

Typical Application Diagram

Typical application diagram of UCC27512 is shown below illustrating use in non-inverting and inverting driver configurations.




Figure 19. Using Non-Inverting Input (IN- is grounded to enable output)




Figure 20. Using Inverting Input (IN+ is tied to VDD enable output)

VDD and Undervoltage Lockout

The UCC27512 has an internal Under Voltage LockOut (UVLO) protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition (i.e. when V_{DD} voltage less than V_{ON} during power up and when V_{DD} voltage is less than V_{OFF} during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 4.2 V with 300-mV typical hysteresis. This hysteresis helps prevent chatter when low V_{DD} supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD} . The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging GaN wide bandgap power semiconductor devices.

For example, at power up, the UCC27512 driver output remains LOW until the V_{DD} voltage reaches the UVLO threshold. The magnitude of the OUT signal rises with V_{DD} until steady-state V_{DD} is reached. In the non-inverting operation (PWM signal applied to IN+ pin) shown below, the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. In the inverting operation (PWM signal applied to IN- pin) shown below the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input. In both cases, the unused input pin must be properly biased to enable the output. It is worth noting that in these devices the output turns to high state only if IN+ pin is high and IN- pin is low after the UVLO threshold is reached.

Since the driver draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1- μ F ceramic capacitor should be located as close as possible to the VDD to GND pins of the gate driver. In addition, a larger capacitor (such as 1 μ F) with relatively low ESR should be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.




Figure 21. Power-Up (non-inverting drive)




Figure 22. Power-Up (inverting drive)

Operating Supply Current

The UCC27512 features very low quiescent I_{DD} currents. The typical operating supply current in Under Voltage LockOut (UVLO) state and fully-on state (under static and switching conditions) are summarized in [Figure 5](#), [Figure 6](#) and [Figure 7](#). The I_{DD} current when the device is fully on and outputs are in a static state (DC high or DC low, refer [Figure 7](#)) represents lowest quiescent I_{DD} current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current due to switching and finally any current related to pull-up resistors on the unused input pin. For example when the inverting input pin is pulled low additional current is drawn from VDD supply through the pull-up resistors (refer to [DEVICE INFORMATION](#) for the device Block Diagram). Knowing the operating frequency (f_{SW}) and the MOSFET gate (Q_G) charge at the drive voltage being used, the average I_{OUT} current can be calculated as product of Q_G and f_{SW} .

A complete characterization of the I_{DD} current as a function of switching frequency at different VDD bias voltages under 1.8-nF switching load is provided in [Figure 15](#). The strikingly linear variation and close correlation with theoretical value of average I_{OUT} indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.

Input Stage

The input pins of the UCC27512 is based on a TTL/CMOS compatible input threshold logic that is independent of the VDD supply voltage. With typ high threshold = 2.2 V and typ low threshold = 1.2 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power controllers. Wider hysteresis (typ 1 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. These devices also feature tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature. The very low input capacitance on these pins reduces loading and increases switching speed.

The device features an important safety function wherein, whenever any of the input pins are in a floating condition, the output of the respective channel is held in the low state. This is achieved using VDD pull-up resistors on all the inverting inputs (IN- pin) or GND pull-down resistors on all the non-inverting input pins (IN+ pin), (refer to [DEVICE INFORMATION](#) for the device Block Diagram).

The device also features a dual input configuration with two input pins available to control the state of the output. The user has the flexibility to drive the device using either a non-inverting input pin (IN+) or an inverting input pin (IN-). The state of the output pin is dependent on the bias on both the IN+ and IN- pins. Refer to the input/output logic truth table ([Table 2](#)) and the Typical Application Diagrams, ([Figure 19](#) and [Figure 20](#)), for additional clarification.

Once an input pin has been chosen for PWM drive, the other input pin (the *unused* input pin) must be properly biased in order to enable the output. As mentioned earlier, the *unused* input pin cannot remain in a floating condition because whenever any input pin is left in a floating condition the output is disabled for safety purposes. Alternatively, the *unused* input pin can effectively be used to implement an enable/disable function, as explained below.

- In order to drive the device in a non-inverting configuration, apply the PWM control input signal to IN+ pin. In this case, the *unused* input pin, IN-, must be biased low (eg. tied to GND) in order to enable the output.
 - Alternately, the IN- pin can be used to implement the enable/disable function using an external logic signal. OUT is disabled when IN- is biased high and OUT is enabled when IN- is biased low.
- In order to drive the device in an inverting configuration, apply the PWM control input signal to IN- pin. In this case, the *unused* input pin, IN+, must be biased high (eg. tied to VDD) in order to enable the output.
 - Alternately, the IN+ pin can be used to implement the enable/disable function using an external logic signal. OUT is disabled when IN+ is biased low and OUT is enabled when IN+ is biased high.
- Finally, it is worth noting that the output pin can be driven into a high state ONLY when IN+ pin is biased high and IN- input is biased low.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a mechanical socket or PCB layout is not optimal:

- High dI/dt current from the driver output coupled with board layout parasitics can cause ground bounce. Since the device features just one GND pin which may be referenced to the power ground, this may modify the differential voltage between input pins and GND and trigger an unintended change of output state. Because of fast 13-ns propagation delay, this can ultimately result in high-frequency oscillations, which increases power dissipation and poses risk of damage.
- 1-V input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.
- In the worst case, when a slow input signal is used and PCB layout is not optimal, it may be necessary to add a small capacitor (1 nF) between input pin and ground very close to the driver device. This helps to convert the differential mode noise with respect to the input logic circuitry into common mode noise and avoid unintended change of output state.

If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Enable Function

As mentioned earlier, an enable/disable function can be easily implemented in UCC27512 using the *unused* input pin. When IN+ is pulled down to GND or IN- is pulled down to VDD, the output is disabled. Thus IN+ pin can be used like an enable pin that is based on active high logic, while IN- can be used like an enable pin that is based on active low logic.

Output Stage

The output stage of the UCC27512 is illustrated in Figure 23. OUTH and OUTL are internally connected and pinned out as OUT pin. The UCC27512 features a unique architecture on the output stage which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turn-on transition (when the power switch drain/collector voltage experiences dV/dt). The device output stage features a hybrid pull-up structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate-driver device is able to deliver a brief boost in the peak-sourcing current enabling fast turn on.




Figure 23. UCC27512 Gate Driver Output Structure

The R_{OH} parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and it is representative of the on-resistance of the P-Channel device only, since the N-Channel device is turned on only during output change of state from low to high. Thus the effective resistance of the hybrid pull-up stage is much lower than what is represented by R_{OH} parameter. The pull-down structure is composed of a N-Channel MOSFET only. The R_{OL} parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of true impedance of the pull-down stage in the device. In UCC27512, the effective resistance of the hybrid pull-up structure is approximately $2.7 \times R_{OL}$.

The UCC27512 is capable of delivering 4-A source, 8-A sink (asymmetrical drive) at $V_{DD} = 12$ V. Strong sink capability in asymmetrical drive results in a very low pull-down impedance in the driver output stage which boosts immunity against parasitic, Miller turn on ($C \times dV/dt$ turn on) effect, especially where low gate-charge MOSFETs or emerging wide band-gap GaN power switches are used.

An example of a situation where Miller turn on is a concern is synchronous rectification (SR). In SR application, the dV/dt occurs on MOSFET drain when the MOSFET is already held in off state by the gate driver. The current discharging the C_{GD} Miller capacitance during this dV/dt is shunted by the pull-down stage of the driver. If the pull-down impedance is not low enough then a voltage spike can result in the V_{GS} of the MOSFET, which can result in spurious turn-on. This phenomenon is illustrated in Figure 24. UCC27512 offers a best-in-class, 0.375- Ω (typ) pull-down impedance boosting immunity against Miller turn on.




Figure 24. Very Low Pull-Down Impedance, 4-A/8-A Asymmetrical Drive (output stage mitigates Miller turn on effect)

Figure 25 and Figure 26 illustrate typical switching characteristics of UCC27512.




Figure 25. Typical Turn-On Waveform (VDD = 10 V, C_L = 1 nF)




Figure 26. Typical Turn-Off Waveform (VDD = 10 V, C_L = 1 nF)

The driver output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS output stage which delivers very low dropout. The presence of the MOSFET body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

Power Dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{SW} \quad (1)$$

The DC portion of the power dissipation is $P_{DC} = I_Q \times V_{DD}$ where I_Q is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections etc and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through etc). The UCC27512 features very low quiescent currents (less than 1 mA, refer [Figure 7](#)) and contains internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the P_{DC} on the total power dissipation within the gate driver can be safely assumed to be negligible.

The power dissipated in the gate-driver package during switching (P_{SW}) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage V_G , which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out).
- Switching frequency.
- Use of external gate resistors.

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}^2 \quad (2)$$

Where C_{LOAD} is load capacitor and V_{DD} is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by the following:

$$P_G = C_{LOAD} V_{DD}^2 f_{SW} \quad (3)$$

where f_{SW} is the switching frequency.

The switching load presented by a power MOSFET/IGBT can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equation, $Q_G = C_{LOAD} \times V_{DD}$, to provide the following equation for power:

$$P_G = C_{LOAD} V_{DD}^2 f_{SW} = Q_g V_{DD} f_{SW} \quad (4)$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$P_{SW} = Q_G \times V_{DD} \times f_{SW} \times \left(\frac{R_{OFF}}{(R_{OFF} + R_{GATE})} + \frac{R_{ON}}{(R_{ON} + R_{GATE})} \right) \quad (5)$$

where $R_{OFF} = R_{OL}$ and R_{ON} (effective resistance of pull-up structure) = $2.7 \times R_{OL}$.

Low Propagation Delays

The UCC27512 driver features best-in-class input-to-output propagation delay of 13 ns (typ) at $V_{DD} = 12$ V. This promises the lowest level of pulse transmission distortion available from industry standard gate driver devices for high-frequency switching applications. As seen in [Figure 14](#), there is very little variation of the propagation delay with temperature and supply voltage as well, offering typically less than 20-ns propagation delays across the entire range of application conditions.

Thermal Information

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the Thermal Information section of the datasheet. For detailed information regarding the thermal information table, please refer to the Application Note from Texas Instruments entitled *IC Package Thermal Metrics* ([Texas Instruments Literature Number SPRA953A](#)).

The thermal pad in DRS package provides designers with an ability to create an excellent heat removal subsystem from the vicinity of the device, thus helping to maintain a lower junction temperature. This pad should be soldered to the copper on the printed circuit board directly underneath the device package. Then a printed circuit board designed with thermal lands and thermal vias completes a very efficient heat removal subsystem. In such a design, the heat is extracted from the semiconductor junction through the thermal pad, which is then efficiently conducted away from the location of the device on the PCB through the thermal network. This helps to maintain a lower board temperature near the vicinity of the device leading to an overall lower device junction temperature.

Note that the exposed pad in DRS package is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate of the device which is the ground of the device. It is recommended to externally connect the exposed pads to GND in PCB layout for better EMI immunity.

PCB Layout

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The UCC27512 gate driver incorporates short-propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. At higher VDD voltages, the peak-current capability is even higher (4-A/8-A peak current is at VDD = 12 V). Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the output pins and the gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high-peak current being drawn from VDD during turnon of power MOSFET. The use of low inductance SMD components such as chip resistors and chip capacitors is highly recommended.
- The turn-on and turn-off current loop paths (driver device, power MOSFET and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at two instances – during turn-on and turn-off transients, which will induce significant voltage transients on the output pin of the driver device and gate of the power switch.
- Wherever possible parallel the source and return traces, taking advantage of flux cancellation.
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller etc at one, single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.
- In noisy environments, it may be necessary to tie the unused Input pin of UCC27512 to VDD (in case of IN+) or GND (in case of IN-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output.
- The UCC27512 offers two ground pins, pin 2 and pin 5. It is extremely important to short the two pins together using the PCB trace. The shortest trace should be located as close as possible to the device.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC27512MDRSTEP	Active	Production	SON (DRS) 6	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7512M
UCC27512MDRSTEP.A	Active	Production	SON (DRS) 6	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7512M
V62/13608-01XE	Active	Production	SON (DRS) 6	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7512M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27512-EP :


- Catalog : [UCC27512](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DRS (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4206219/F 07/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

DRS (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4207663/E 07/11

NOTE: All linear dimensions are in millimeters



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](https://www.ti.com) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月