

## UCC29002 和 UCC39002 高级 8 引脚负载共享控制器

### 1 特性

- 高精度；在满载时可实现小于 1% 的电流共享误差
- 高侧或低侧（以 GND 为基准）电流检测功能
- 超低失调电流检测放大器
- 单线负载共享总线
- 满量程可调
- 符合 Intel® SSI 负载共享规格
- 待机时断开与负载共享总线的连接
- 负载共享总线保护，防止对 GND 或电源轨短路
- 8 引脚 VSSOP 封装可更大幅度地节省空间
- 无铅组装

### 2 应用

- 具有遥感功能的模块
- 与 OEM 电源单元的内部反馈 E/A 相结合

### 3 说明

UCC29002 器件系列包括先进的高性能低成本负载共享控制器，可提供并联多个独立电源或直流/直流模块所需的所有功能。此控制器面向服务器、工作站、电信和其他分布式电源系统中的高可靠性应用，适用于 N+1 冗余系统或那些现成电源必须并联的高电流应用。

BiCMOS UCC29002 基于上一代产品 UC3902 和 UCC3907 负载共享控制器的自动领导者/跟随者架构。该器件使用失调电压非常低的封装后修整电流检测放大器和高增益负反馈环路，能够在满负载时在模块之间实现优于 1% 的电流共享误差。如果放大器共模范围为 0V 至 VDD 电源轨，则电流检测电阻  $R_{SHUNT}$  可以放置在 GND 返回路径或电源的正输出轨中。


#### 器件信息

器件型号	功能差异
UCC29002 UCC39002	启动时强制调节电流达到最大值
UCC29002-1	调节电流随启动时的误差电压变化

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值) <sup>(2)</sup>
UCC29002 UCC29002-1 <sup>(3)</sup> UCC39002	SOIC (8)	4.90mm × 6.00mm
UCC29002 UCC39002	VSSOP (8)	3.00mm × 4.90mm
	PDIP (8)	9.81mm × 9.43mm

- (1) 有关更多信息，请参阅数据表末尾的机械、封装和可订购信息部分。
- (2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。
- (3) UCC29002-1 在可订购器件型号中使用“/1”后缀。



Copyright © 2016, Texas Instruments Incorporated

#### 典型的低侧电流检测应用



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	6.4 Device Functional Modes.....	<b>13</b>
<b>2 应用</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>14</b>
<b>3 说明</b> .....	<b>1</b>	7.1 Application Information.....	14
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.2 Paralleling the Power Modules.....	14
Pin Functions.....	3	7.3 Typical Application.....	16
<b>5 Specifications</b> .....	<b>4</b>	7.4 Power Supply Recommendations.....	21
5.1 Absolute Maximum Ratings.....	4	7.5 Layout.....	21
5.2 ESD Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>22</b>
5.3 Recommended Operating Conditions.....	4	8.1 接收文档更新通知.....	22
5.4 Thermal Information.....	4	8.2 Related Links.....	22
5.5 Electrical Characteristics.....	5	8.3 支持资源.....	22
5.6 Typical Characteristics.....	6	8.4 Trademarks.....	22
<b>6 Detailed Description</b> .....	<b>7</b>	8.5 静电放电警告.....	22
6.1 Overview.....	7	8.6 术语表.....	22
6.2 Functional Block Diagram.....	7	<b>9 Revision History</b> .....	<b>22</b>
6.3 Feature Description.....	8		

## 4 Pin Configuration and Functions




图 4-1. D or DGK Package 8-Pin SOIC or VSSOP Top View




图 4-2. P Package 8-Pin PDIP Top View

## Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
ADJ	5	O	Adjust amplifier output. This is the buffered output of the error-amplifier block to adjust the output voltage of the power supply being controlled. This voltage on this pin must always be equal to or greater than $V_{EAO} + 1V$ .
CS -	1	I	Current-sense amplifier inverting input.
CS+	2	I	Current-sense amplifier noninverting input.
CSO	8	O	Current-sense amplifier output.
EAO	6	O	Output for load-share error amplifier. (Transconductance error amplifier.)
GND	4	-	Ground. Reference ground and power ground for all device functions. Connect this pin to the negative voltage sense (S-) path of the converter.
LS	7	I/O	Load-share bus. Output of the load-share bus-driver amplifier and input to the load-share bus receiver.
VDD	3	I	Power supply input providing bias voltage to the device. Bypass with a good-quality, low-ESL capacitor with value from $0.1\mu F$ to $1\mu F$ , placed as close as possible to the VDD and GND pins.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
V <sub>VDD</sub>	Supply voltage, current-limited source	-0.3	15	V
V <sub>VDD</sub>	Supply voltage, low-impedance voltage source	-0.3	13.5	V
V <sub>CS+</sub> , V <sub>CS-</sub>	Input voltage, current-sense amplifier	-0.3	V <sub>VDD</sub> + 0.3	V
V <sub>CSO</sub>	Current-sense amplifier output voltage	-0.3	V <sub>VDD</sub>	V
V <sub>LS</sub>	Load-share bus voltage	-0.3	V <sub>VDD</sub>	V
I <sub>VDD</sub>	Supply current (I <sub>VDDq</sub> + I <sub>CLAMP</sub> )		10	mA
V <sub>ADJ</sub>	Adjust pin input voltage	V <sub>EAO</sub> +1 V < V <sub>ADJ</sub> ≤ V <sub>VDD</sub>		V
I <sub>ADJ</sub>	Adjust pin sink current		6	mA
T <sub>J</sub>	Operating junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>VDD</sub>	Supply voltage, low-impedance voltage source	4.575	13.5	V
V <sub>CSO</sub>	Current-sense amplifier output voltage	0	V <sub>VDD</sub> - 1.7	V
V <sub>LS</sub>	Load-share bus voltage	0	V <sub>VDD</sub> - 1.7	V
I <sub>ADJ</sub>	Adjust pin sink current		6	mA

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCC29002, UCC29002-1, UCC39002			UNIT
		D (SOIC)	DGK (VSSOP)	P (PDIP)	
		8 PINS	8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	111.9	168.0	54.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	58.6	61.9	43.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	52.6	88.8	31.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	12.9	7.3	21.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	52.0	87.2	31.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Electrical Characteristics

0 °C < T<sub>A</sub> < 70 °C for UCC39002, -40 °C < T<sub>A</sub> < 105 °C for UCC29002 and UCC29002-1, T<sub>J</sub> = T<sub>A</sub>, V<sub>VDD</sub> = 12V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>GENERAL</b>							
I <sub>VDDq</sub>	Supply current, idle state	LS = floating (open pin), V <sub>ADJ</sub> = 5V		2.5	3.5	mA	
	VDD clamp voltage	I <sub>VDD</sub> = 6mA	13.5	14.25	15	V	
<b>UNDERVOLTAGE LOCKOUT (UVLO)</b>							
V <sub>VDD(on)</sub>	Start-up voltage threshold <sup>(1)</sup>	VDD rising	4.175	4.375	4.575	V	
	Hysteresis to UVLO	VDD falling	0.2	0.375	0.55		
<b>CURRENT-SENSE AMPLIFIER</b>							
V <sub>IO_CS</sub>	Input offset voltage	T <sub>A</sub> = 25 °C, V <sub>IC</sub> = 0.5V or 11.5V, V <sub>CSO</sub> = 5 V	-100		100	μV	
		Variation over operating temperature range		±10		μV/°C	
I <sub>BIAS</sub>	Input bias current (CS+, CS-)		-0.6		0.6	μA	
A <sub>V</sub>	Voltage gain, DC		75	90		dB	
CMRR	Common-mode rejection ratio		75	90		dB	
GBW	Gain-bandwidth product <sup>(2)</sup>			2		MHz	
V <sub>OH_CS</sub>	High-level output voltage (CSO)	0.1V ≤ ([CS+] - [CS-]) ≤ 0.4V, I <sub>OUT_CS</sub> = 0mA	10.7	11	11.8	V	
V <sub>OL_CS</sub>	Low-level output voltage (CSO)	-0.4V ≤ ([CS+] - [CS-]) ≤ -0.1V, I <sub>OUT_CS</sub> = 0mA	0	0.1	0.15	V	
I <sub>OH_CS</sub>	High-level output current (CSO)	V <sub>CSO</sub> = 10V	-1	-1.5		mA	
I <sub>OL_CS</sub>	Low-level output current (CSO)	V <sub>CSO</sub> = 1V	1	1.5		mA	
<b>LOAD-SHARE DRIVER (LS)</b>							
V <sub>RANGE</sub>	Input voltage range		0		10	V	
V <sub>LS</sub>	Output voltage	V <sub>CSO</sub> = 1V	0.995	1	1.005	V	
		V <sub>CSO</sub> = 10V	9.95	10	10.05		
V <sub>OL_LS</sub>	Low-level output voltage	V <sub>CSO</sub> = 0V, I <sub>OUT_LS</sub> = 0mA	0	0.1	0.15	V	
V <sub>OH_LS</sub>	High-level output voltage <sup>(2)</sup>			V <sub>VDD</sub> - 1.7		V	
I <sub>OUT_LS</sub>	Output current capability	0.5V ≤ V <sub>LS</sub> ≤ 10V	-1	-1.5		mA	
I <sub>SC_LS</sub>	Short-circuit current	V <sub>CSO</sub> = 10V, V <sub>LS</sub> = 0V	-10	-20		mA	
V <sub>SHTDN</sub>	LS driver shutdown threshold	V <sub>CS-</sub> - V <sub>CS+</sub>	0.3	0.5	0.7	V	
<b>LOAD-SHARE BUS PROTECTION</b>							
I <sub>ADJ</sub>	Adjust amplifier current, LS protection active	V <sub>CSO</sub> = 2V, V <sub>EAO</sub> = 2V, V <sub>ADJ</sub> = 5V, V <sub>LS</sub> = V <sub>VDD</sub>	0	5	10	μA	
		V <sub>CSO</sub> = 2V, V <sub>EAO</sub> = 2V, V <sub>ADJ</sub> = 5V, V <sub>LS</sub> = 0V	0	5	10		
<b>ERROR AMPLIFIER</b>							
V <sub>OH_EA</sub>	High-level output voltage	I <sub>EAO</sub> = 0mA	3.5	3.65	3.8	V	
g <sub>M</sub>	Transconductance	-50μA ≤ I <sub>EAO</sub> ≤ +50μA		14		mS	
I <sub>OH_EA</sub>	High-level output current	V <sub>LS</sub> - V <sub>CSO</sub> = 0.4V, R <sub>EAO</sub> = 2.2kΩ	0.7	0.85	1	mA	
<b>ADJ BUFFER</b>							
V <sub>IO_ADJ</sub>	Input offset voltage <sup>(2)</sup>	V <sub>EAO</sub> = 0V, V <sub>ADJ</sub> = 1.5V		-60		mV	
I <sub>SINK</sub>	ADJ zero-input leakage current	V <sub>EAO</sub> = 0V, V <sub>ADJ</sub> = 5.0V	0	5	10	μA	
I <sub>SINK</sub>	ADJ sink current	V <sub>ADJ</sub> = 5 V, V <sub>EAO</sub> = 2 V, LS = floating (open)	T <sub>A</sub> = 25 °C	3.6	3.95	4.3	mA
			0 °C ≤ T <sub>A</sub> ≤ 70 °C	3.45	3.95	4.45	
			-40 °C ≤ T <sub>A</sub> ≤ 105 °C <sup>(3)</sup>	3.35	3.95	4.55	

(1) Enables the load-share bus at start-up.

- (2) Specified by design. Not production tested.
- (3) This temperature range does not apply to UCC39002.

### 5.6 Typical Characteristics




图 5-1. Resultant Load Current Sharing Accuracy, as Measured Across Shunts from the Output of Each Module

## 6 Detailed Description


### 6.1 Overview

The UCC29002 is an advanced, high-performance, low-cost load-share controller that provides all the necessary functions to operate multiple independent power supplies and modules in parallel. The UCC29002 can easily parallel currently available and popular synchronous buck converters, such as those designed with the TPS4005x family of controllers or the newer LM25145 and similar controllers (for example).

Except for reduced operating temperature range and orderable part numbering, all parameters, values, functions, device behavior, and discussions that apply to UCC29002 also apply to UCC39002 throughout this document.

Except where explicitly stated otherwise, all parameters, values, functions, device behavior, and discussions that apply to UCC29002 also apply to UCC29002-1 throughout this document. Different start-up behavior of the UCC29002-1 is discussed in the [Start-Up and Adjust Logic](#) section.

### 6.2 Functional Block Diagram



## 6.3 Feature Description

### 6.3.1 Differential Current-Sense Amplifier (CS+, CS-, CSO)

The UCC29002 device features a high-gain and high-precision amplifier to measure and amplify the voltage across a low-value current-sense resistor. Because the amplifier is fully uncommitted, the current-sense gain is user-programmable. The current-sense amplifier is not unity-gain stable and must have a minimum gain of 3.

The extremely-low input offset voltage of the UCC29002 current-sense amplifier makes it suitable to measure current information across a low-value resistance to reduce power loss. Furthermore, the amplifier's input common-mode range includes the ground and positive supply rails (GND and VDD) of the UCC29002. Accordingly, the current-sense resistor can be placed either in the ground return path or in the positive output rail of the power supply  $V_{OUT}$  as long as  $V_{OUT} \leq V_{VDD}$ .

### 6.3.2 Load-Share Bus Driver Amplifier (CSO, LS)

The load-share bus driver is a unity-gain buffer amplifier to provide separation between the output of the current-sense amplifier and the load-share bus voltage. The circuit implements an *ideal diode* with virtually 0V forward voltage drop by placing the diode inside the feedback loop of the amplifier. The diode function is used to automatically establish the role of the leader module in the overall load-sharing system. In the system, the UCC29002 device that becomes the leader uses the load-share bus driver amplifier to drive its output-current information onto the load-share bus for all follower modules to emulate.

Assuming identical module design, any UCC29002 may assume the role of leader at any time depending on input and output conditions. Leadership is not fixed to one specific module. All follower modules will have lower output current levels by definition, and their *ideal diodes* are reversed biased ( $V_{CSO} < V_{LS}$ ). Consequently, the follower  $V_{CSO}$  and  $V_{LS}$  signals will be separated. This separation allows the error amplifier of the follower UCC29002 device to compare its respective module output current to the output current of the leader module and make the necessary feedback-loop adjustments to achieve a balanced current distribution.

Because the LS bus is always driven by a single load-share bus driver (in the leader module), the total number of load-sharing modules ( $N_m$ ) that may be connected to the LS bus is limited by the output-current capability of the leader's bus-driver amplifier according to [方程式 1](#).

$$N_m = \frac{I_{OUT, MIN}}{(V_{LS, FULL\_SCALE} / 100 \text{ k}\Omega)} \quad (1)$$

where

- $I_{OUT, MIN}$  is the minimum limit of  $I_{OUT\_LS}$  given in the [Electrical Characteristics](#) table.
- $V_{LS, FULL\_SCALE}$  is the maximum voltage on the LS bus at full load.
- $100 \text{ k}\Omega$  is the input impedance of the LS pin as shown in the [Functional Block Diagram](#).

---

#### 备注

The number of parallel modules  $N_m$  can be increased by reducing the full-scale LS bus voltage, that is, by reducing the current-sense amplifier gain  $A_{CSA}$  of all modules (provided that  $A_{CSA} > 3$ ). However, lower  $A_{CSA}$  reduces current-sharing accuracy.

---

### 6.3.3 Load-Share Bus Receiver Amplifier (LS)

The load-share bus receiver amplifier is a unity-gain buffer that monitors the voltage on the LS bus. The primary purpose of this amplifier is to ensure that the LS bus is not loaded by internal impedances (other than the  $100 \text{ k}\Omega$ ) of the UCC29002 device. The LS bus receiver amplifier is internally compensated and has a 15kHz filter on its non-inverting input. To maintain stability, avoid adding significant external capacitance to the LS pin.



### 6.3.4 Error Amplifier (EAO)

As shown in the *Functional Block Diagram*, the UCC29002 uses an operational transconductance amplifier (OTA) often referred to as a  $g_M$ -type error amplifier. The  $g_M$  amplifier is chosen because it requires only one pin – the output – to be accessible for compensation. This amplifier generates an output current that is proportional to the difference of its noninverting and inverting input voltages. This output current flows out of the EAO pin and develops an error voltage  $V_{EAO}$  across the current-loop compensation components connected between the EAO pin and ground.

The purpose of the error amplifier (EA) is to compare the output current level of the respective module monitored by the UCC29002 device (represented by  $V_{CSO}$ ) to the leader module's current level (represented by  $V_{LS}$ ) and generate  $V_{EAO}$ .  $V_{EAO}$  is then used by the Adjust amplifier to adjust the respective module's voltage feedback signal in a way which tends to minimize  $V_{EAO}$ . This process results in nearly-equal output currents among the parallel-operated power supply modules.

In cases where the UCC29002 device assumes the role of the leader load-share controller in the system or it is used together with a stand-alone power module, its  $V_{LS}$  voltage is approximately equal to its amplified current signal  $V_{CSO}$ . To avoid erroneous output voltage adjustment, the input of the error amplifier incorporates an offset to ensure that its inverting input is biased 25mV (typical) higher than its noninverting input. Consequently, when the two input signals to the EA are equal, no adjustment is made and the initial output voltage set-point of the leader module is maintained. The  $V_{CSO}$  of follower modules are necessarily at least 25mV lower than the leader's  $V_{CSO}$ .

The EA output  $V_{EAO}$  is clamped to  $V_{OH\_EA}$  as specified in the *Electrical Characteristics* table.

### 6.3.5 Adjust Amplifier Output (ADJ)

A feedback-loop adjustment current  $I_{ADJ}$ , proportional to the error voltage  $V_{EAO}$  on pin 6, is sunk by the ADJ pin. This current flows through the parallel combination of the module's remote-sense resistor  $R_{SENSE}$  and the adjust resistor,  $R_{ADJ}$ . The effect of  $I_{ADJ}$  is to increase the output voltage of the module influenced by the UCC29002 device. The amplitude of  $I_{ADJ}$  is set by the  $500\ \Omega$  internal resistor between the emitter of the amplifier's open-collector output transistor and ground shown in the *Functional Block Diagram*. Use *方程式 2* to calculate the magnitude of  $I_{ADJ}$ . Maximum  $I_{ADJ}$  occurs at maximum  $V_{EAO}$ .

$$I_{ADJ} = \frac{V_{EAO}}{500\ \Omega} \quad (2)$$

At the leader module,  $V_{EAO}$  is 0V and consequently the adjust current must be zero as well. Therefore, the output voltage of the leader module remains at its initial output voltage set point at all times.

During the start-up mode of the UCC29002, the noninverting input of the Adjust amplifier is switched to 3V to increase the module's output voltage significantly and quickly match the starting module's output current to the other modules' currents.

In cases of insufficient VDD bias level, LS bus fault, or disabled UCC29002 (by CS+, CS- inputs), the noninverting input of the Adjust amplifier is switched to ground to prevent erroneous adjustment of the module's output voltage by the load-share controller.

### 6.3.6 Enable Function (CS+, CS-)

The two inputs of the current-sense amplifier are also used with an Enable Comparator to implement an ENABLE function in the UCC29002 device. During normal operation, the difference between CS- and CS+ voltages is very small and the internal -0.5V offset added between the CS- pin and the inverting input of the comparator ensures that the UCC29002 is always enabled.




图 6-1. Enable Comparator

By forcing the CS- pin at least 0.5V higher than the CS+ pin, the ENABLE signal becomes false and the UCC29002 is set into a disabled mode. While disabled, the UCC29002 disconnects from the load-share bus and the Adjust amplifier current is forced to zero.

When using high-side current-sensing ( $R_{SHUNT}$  located in the module output voltage rail), CS- must not be forced higher than 0.3V above VDD. Instead, in this configuration CS+ should be pulled at least 0.5V below CS- to disable the UCC29002.

The ENABLE signal is combined with the BIAS OK signal (logical AND function) and affects the UCC29002 operating mode through the *Start-Up and Adjust Logic* block.

### 6.3.7 Fault Protection on LS Bus

Accidentally, the load-share bus might be short-circuited to the positive bias voltage of the UCC29002 device or to ground. These events can result in erroneous output voltage adjustment. For that reason, the LS bus voltage is continuously monitored by a window comparator as shown in 图 6-2. An LS-bus FAULT condition is asserted if either  $[V_{LS} > (V_{VDD} - 0.7\text{ V})]$  or  $[V_{LS} < (2/3 \times V_{CSO})]$  is true.




图 6-2. LS Bus Fault Protection Comparators

The LS-bus FAULT signal is handled by the *Start-Up and Adjust Logic* block to affect the UCC29002 operating mode. If the FAULT signal is asserted true, the UCC29002 is disabled.

### 6.3.8 Start-Up and Adjust Logic

The start-up and adjust logic imposes certain operating modes on the load-share controller during start-up, fault, and disable conditions. Under these circumstances the information obtainable by the error amplifier of the UCC29002 device may not be sufficient to make the correct output voltage adjustment, therefore the adjust amplifier may be forced to a known state. Additionally, the LS bus driver of UCC29002 device is disabled during these conditions.

The start-up and adjust logic in the UCC29002-1 is different than that in the UCC29002 and UCC39002. The behavior of the UCC29002, UCC39002, and UCC29002-1 are identical for LS bus fault and disable conditions. However for the initial start-up condition, the UCC29002-1 behavior is different from the other devices and this difference is discussed in the following paragraphs.

The UCC29002 and UCC39002 devices have a defined start-up mode which is active as long as  $V_{CSO}$  of the module that is starting up is less than 80% of the voltage on the LS pin. Because the output current of the starting module is low compared to the currents of the other modules in the system (represented by  $V_{LS}$ ), the start-up mode logic disables the LS Bus Driver by the disconnect switch and applies 3V to the Adjust amplifier noninverting input to sink the maximum current through the adjust resistor. This operating mode causes the starting module to very quickly engage in sharing the load current because its output is adjusted to a sufficiently high voltage immediately at turn-on. Start-up mode is exited as soon as  $V_{CSO}$  exceeds 80% of  $V_{LS}$ , and the load-share bus driver and the adjust amplifier revert to normal operation.

In contrast, the UCC29002-1 device has some of the start-up logic disabled and has no defined start-up mode. Specifically, the UCC29002-1 does not apply 3V to the Adjust amplifier regardless of  $V_{CSO}$  level at any time and the LS bus driver is not disabled at start-up. The Adjust amplifier current rises as  $V_{EAO}$  rises. This difference allows the starting module with UCC29002-1 to engage its load-sharing at a slower rate. The UCC29002-1 version may be preferable for applications where the disturbance of rapid load-sharing start-up may be undesirable.

In cases of detecting the VDD bias voltage less than the minimum operating level, external disabling of the controller using the CS+ and CS- pins, or detecting an LS-bus fault condition, all three versions UCC29002, UCC39002, and UCC29002-1 act to disconnect the LS Bus Driver and ground the Adjust amplifier input.

### 6.3.9 Bias Input and Bias\_OK Circuit (VDD)

The UCC29002 device is built on a high-performance 15V BiCMOS process. Therefore, the absolute maximum voltage across the VDD and GND pins (pin 3 and 4 respectively) is limited to 15V. The recommended maximum operating voltage is 13.5V which corresponds to the minimum tolerance limit of the on-board 14.25V Zener-like active clamp circuit. In case the bias voltage source exceeds the 13.5V limit, the UCC29002 device can be powered through a current-limiting resistor. The total current into the VDD pin ( $I_{VDDq} + I_{CLAMP}$ ) must be limited to 10mA as listed in the [Absolute Maximum Ratings](#) table.

The bypass capacitor for the VDD pin is also the compensation for the input active clamp of the device and, as such, must be placed as close to the device pins (VDD and GND) as possible, using a good-quality, low-ESL capacitor, including trace length. The device is optimized for a capacitor value of 0.1 $\mu$ F to 1 $\mu$ F.




图 6-3. VDD Clamp and Bias Monitor

The UCC29002 device uses a comparator with hysteresis to monitor the VDD bias voltage for minimum sufficiency. does not have an undervoltage lockout circuit. On initial power-up while  $V_{DD} < 4.375V$ , the load-share control functions are disabled. The Bias\_OK comparator works as an enable function when VDD rises above the 4.375V enable threshold. After the device is enabled, the Bias\_OK signal will remain true until VDD falls below the 4.0V disable threshold. While this might be inconvenient for some low-voltage applications, this feature is necessary to obtain high accuracy. The load-share accuracy is dependent on working with relatively large signal amplitudes on the load-share bus. If the internal offsets, current-sense error, and ground potential difference between the UCC29002 controllers are comparable in amplitude to the load-share bus voltage, they can cause a significant current-distribution error in the system.

The maximum voltage on the load-share bus is limited to approximately 1.7V below the bias voltage level ( $V_{VDD}$ ) which would result in an unacceptably low load-share bus amplitude and therefore poor accuracy at low VDD levels. To circumvent this potential design problem, the UCC29002 device does not operate below the previously mentioned 4.0V bias voltage disable threshold. If the system does not have a suitable bias voltage source available to power the UCC29002, TI suggests using an inexpensive charge pump from the output rail which can generate the bias voltage for one or all of the UCC29002 devices in the load-share system.

The maximum VDD of the UCC29002 device is 15V. For load-sharing applications with higher-voltage outputs, use the application solution as recommended in [图 7-2](#). A Zener-like clamp on the VDD pin is provided internally so the device can be powered from higher-voltage rails using a minimum number of external components.

The current-sense amplifier (CSA) inputs must be configured so that their absolute maximum voltage ratings are not exceeded. It is not a simple matter to level-shift mV-level current-sense signals from a high-voltage power supply rail down to the CSA inputs without incurring severe distortion from noise, divider tolerances, and offsets. This means that in most high-voltage applications, it is best practice to locate the current-sense resistor  $R_{SHUNT}$  in the GND-return path of the power supply output.

## 6.4 Device Functional Modes

### 6.4.1 Start-Up Mode

During the start-up mode of the UCC29002 and UCC39002 devices, the Load-Share Bus Driver is disabled and the Adjust amplifier is forced to sink the maximum current through the adjust resistor.

Start-up mode ends when  $V_{CSO} > 0.8 \times V_{LS}$ .

During the start-up mode of the UCC29002-1 device, the Load-Share Bus Driver is disabled and the Adjust amplifier is allowed to follow the programming of the Voltage Error Amplifier output voltage.

Start-up mode ends when  $V_{CSO} > 0.8 \times V_{LS}$ .

For details about Start-Up Mode, see the [Start-Up and Adjust Logic](#) section.

Start-Up Mode can only be entered when Disable Mode and Fault Mode are not active.

### 6.4.2 Normal Running Mode

The UCC29002 device operates in the Normal Running Mode when not starting up, when not faulted, and when not disabled. In Normal Running Mode, the CSO output is connected to the LS Bus Driver and the Adjust amplifier input follows the Error Amplifier output voltage to sink a current at the ADJ pin.

The LS Bus Driver output drives the LS Bus in the system if the CSO voltage is higher than all other CSO voltages in the system. In this case, the UCC29002 assumes the role of load-share leader. If the CSO output is lower than the voltage at the LS pin, the device assumes the role of load-share follower. Depending on system conditions, the UCC29002 device can change roles from leader to follower, or vice-versa, and back again any number of times. Either situation is a normal running condition.

### 6.4.3 Fault Mode

Operation in this mode occurs if the LS pin is short-circuited high (to the VDD rail) or low (to GND). Under either of these conditions the device responds by pulling the inverting input of the Adjust amplifier to GND, which forces  $I_{ADJ}$  to zero. For details, see the [Fault Protection on LS Bus](#) section.

### 6.4.4 Disabled Mode

The UCC29002 device operates in this mode when the current-sense amplifier inputs are biased as described in the [Enable Function \(CS+, CS-\)](#) section, or when the VDD voltage is below the start-up threshold as described in the [Bias and Bias OK Circuit \(VDD\)](#) section, or when a bus-fault condition has been detected as described in the [Fault Protection on LS Bus](#) section.

In this mode, the UCC29002 device CSO output is disconnected from the LS Bus and the Adjust amplifier input is grounded to set the ADJ current to zero.



In 图 7-1, P1 represents the output-voltage connector terminals of the module and S1 represents the remote-sense connector terminals of the module. In this example, a signal on the SB2 terminal enables the disconnect feature of the device. The Load-Share Bus is the common bus between all of the paralleled load-share controllers. The VDD supply must be decoupled with a good-quality ceramic capacitor returned directly to GND.

For applications where the module output voltage is higher than the maximum VDD rating, it is best practice to configure  $R_{SHUNT}$  in the GND-return rail as shown in 图 7-2. The VCC pin is biased from  $V_{OUT}$  using dropping resistor  $R_{BIAS1}$  to limit current and the ADJ pin is buffered from  $V_{OUT}$  by an NPN transistor.




图 7-2. High-Voltage Application with Low-side Current-Sensing





### 7.3.1 Measuring the Voltage Loop of a Power Module

Using the test configuration shown in 图 7-4, measure the unity-gain crossover frequency of each power module to be paralleled. Set the load to the maximum output current ( $I_{OUT(max)}$ ) to be shared by each module. 图 7-5 shows a typical resultant Bode plot. Select the plot with the lowest 0dB crossover frequency and assign that frequency to  $f_{CO(module)}$  for design use.




图 7-4. Connection Diagram for Unity-Gain Crossover Frequency Measurement




图 7-5. Power Module Bode Plot

### 7.3.2 Detailed Design Procedure

This section is a practical step-by-step design procedure on how to set up the UCC29002 to parallel power modules for load sharing.

#### 7.3.2.1 The Shunt Resistor

Selection of the shunt resistor  $R_{SHUNT}$  value is limited (in part) by the voltage drop that is developed by the maximum load-sharing current of the module. This voltage drop should be much less than the maximum voltage adjustment range  $\Delta V_{ADJ(max)}$  of the module by at least a factor of 10, as shown in [方程式 3](#).

$$I_{OUT(max)} \times R_{SHUNT} \ll \Delta V_{ADJ(max)} \quad (3)$$

Other limitations for  $R_{SHUNT}$  include the maximum allowable power dissipation and available component ratings. On the other hand, the value of  $R_{SHUNT}$  should be high enough to avoid signal degradation from noise or requiring excessive amplification by the CSA.

#### 7.3.2.2 The CSA Gain

The gain of the current-sense amplifier (CSA) is set by the compensation components connected to the CS- and CSO pins of the load-share device. The maximum allowable voltage at CSO is limited by the internal saturation level of the CSA and must be at least 1.7V less than  $V_{DD}$  as seen in [方程式 4](#).

$$V_{CSO(max)} < V_{DD} - 1.7V \quad (4)$$

$V_{CSO(max)}$  can be targeted lower than this limit and the maximum current-sense amplifier gain is determined by [方程式 5](#).

$$A_{CSA} = \frac{V_{CSO(max)}}{I_{OUT(max)} \times R_{SHUNT}} \quad (5)$$

Referring to [图 7-1](#), the DC gain of the CSA is equal to  $R16/R15$ , and a high-frequency roll-off pole used for noise filtering is set by C13. These component values are repeated at R14, R13, and C12 on the CS+ pin of the differential amplifier, as shown.

The CSA output voltage,  $V_{CSO}$ , serves as the input to the unity-gain LS-bus driver. In the overall system, the module with the highest  $V_{CSO}$  output voltage becomes the leader module. It forward-biases the internal diode at the output of its respective LS-bus driver and determines the voltage on the load-share bus,  $V_{LS}$ . All other modules with lower  $V_{CSO}$  act as followers and they present a load on the  $I_{VDD}$  of the leader module because of their internal  $100k\Omega$  resistors at their respective LS pins. The total additional bias-supply current for the leader module is equal to  $N_m \times (V_{LS(max)}/100k\Omega)$ .

### 7.3.2.3 Determining $R_{ADJ}$

The ADJ pin of the load-share controller is connected to the positive remote-sense terminal (SENSE+, SNS+, S+) of the power supply module. In cases where the remote-sense function of a module is not used, an internal low-value resistor, herein designated as  $R_{SENSE}$ , connects the module's internal feedback divider network to its output voltage rail to maintain regulation. A controlled current pulled through  $R_{SENSE}$  by the ADJ pin can adjust the output voltage of the module slightly higher to overcome unbalanced distribution impedances and offsets that degrade current-sharing between multiple power modules operating in parallel. Since no current can flow out of the ADJ pin, the output voltage of a module cannot be decreased below its normal set-point.

In cases where the  $R_{SENSE}$  value is relatively high, the maximum ADJ current  $I_{ADJ(max)}$  may increase the module's  $V_{OUT}$  too much. In such cases, an external adjustment resistor  $R_{ADJ}$  is connected between the ADJ pin and the  $V_{OUT}$  rail after  $R_{SHUNT}$ . This arrangement places  $R_{ADJ}$  effectively in parallel with  $R_{SENSE}$  and an artificial SENSE+ voltage is created by the voltage drop across  $R_{ADJ} // R_{SHUNT}$  due to the current sunk by the internal NPN transistor at the ADJ pin.  $R_{ADJ}$  scales the portion of  $I_{ADJ}$  that can flow through  $R_{SENSE}$  to limit the maximum amount of voltage adjustment  $\Delta V_{ADJ(max)}$  allowable for the module. There are two operating requirements that determine the minimum value of  $R_{ADJ}$ .

The voltage at the ADJ pin must be maintained at least 1V above the voltage at the EAO pin which is necessary to keep the transistor at the output of the internal adjust amplifier from saturating. To fulfill this requirement, use [方程式 6](#) to calculate the  $R_{ADJ}$  value.

$$R_{ADJ} = \frac{(\Delta V_{ADJ(max)} - I_{OUT(max)} \times R_{SHUNT})}{\left[ \left( \frac{V_{OUT} - \Delta V_{ADJ(max)} - 1V}{500 \Omega} \right) - \left( \frac{\Delta V_{ADJ(max)}}{R_{SENSE}} \right) \right]} \quad (6)$$

where (referring to [图 7-1](#))

- $R_{SHUNT}$  is the external current-sense resistor.
- $R_{SENSE}$  is the internal remote-sense resistance between V+ (same as  $V_{OUT}$ ) and S+ within the power module.

The total current into the ADJ pin must also be considered. The maximum sink current for ADJ,  $I_{ADJ(max)}$ , is 6mA as determined by the internal 500  $\Omega$  emitter resistor and the 3V clamp. The value of adjust resistor,  $R_{ADJ}$ , is based upon the maximum adjustment range of the module,  $\Delta V_{ADJmax}$ . Use [方程式 7](#) to calculate the value of the adjust resistor.

$$R_{ADJ} \geq \frac{(\Delta V_{ADJ(max)} - I_{OUT(max)} \times R_{SHUNT})}{\left[ I_{ADJ(max)} - \left( \frac{\Delta V_{ADJ(max)}}{R_{SENSE}} \right) \right]} \quad (7)$$

By selecting a resistor value that meets both of these requirements, the ADJ pin is at least 1V greater than the EAO voltage and the ADJ pin sink current should not exceed the 6mA maximum. [方程式 6](#) tends to dominate the requirements when the power module output voltage is relatively low (close to the UCC29002 start-up threshold  $V_{VDD(on)}$ ), whereas [方程式 7](#) tends to dominate the requirements when  $V_{OUT}$  is relatively high.

### 7.3.2.4 Error Amplifier Compensation

The total load-share loop unity-gain crossover frequency,  $f_{CO}$ , must be set at least one decade below the lowest measured crossover frequency of the paralleled modules previously measured,  $f_{CO(module)}$  (see 图 7-5). Compensation of the transconductance error amplifier is accomplished by connecting a compensation resistor,  $R_{EAO}$ , in series with a capacitor,  $C_{EAO}$ , between EAO and GND. Use 方程式 8 and 方程式 13 to calculate the values of these components.  $C_{EAO}$  is calculated first.

$$C_{EAO} \geq \left( \frac{g_M}{2\pi \times f_{CO}} \right) \times \sqrt{2} \times A_{CSA} \times A_V \times A_{ADJ} \times |A_{PWR}(f_{CO})| \quad (8)$$

where

- $g_M$  is the transconductance of the Error Amplifier, typically 14mS.
- $f_{CO}$  is the targeted crossover frequency of the load-share loop, minimally  $f_{CO(module)}/10$ , preferably even lower
- $A_{CSA}$  is the DC gain of the Current-Sense Amplifier. (R15, R16 refer to 图 7-1.)
- $A_V$  is the maximum voltage gain.
- $A_{ADJ}$  is the gain associated with the Adjust amplifier.
- $|A_{PWR}(f_{CO})|$  is the measured gain of the power module at the targeted load-share crossover frequency,  $f_{CO}$ , converted from dB to V/V.

$$A_{CSA} = \frac{R_{16}}{R_{15}} \quad (9)$$

$$A_V = \frac{R_{SHUNT}}{R_{LOAD}} = \frac{I_{OUT(max)} \times R_{SHUNT}}{V_{OUT}} \quad (10)$$

$$A_{ADJ} = \frac{R_{ADJ} \parallel R_{SENSE}}{500 \Omega} = \frac{R_{ADJ} \times R_{SENSE}}{(R_{ADJ} + R_{SENSE}) \times 500 \Omega} \quad (11)$$

$$|A_{PWR}(f_{CO})| = 10 \left( \frac{G_{MODULE}(f_{CO})}{20} \right) \quad (12)$$

where

- $G_{MODULE}(f_{CO})$  is the measured value of the gain (in dB) from 图 7-5, at the targeted load-share crossover frequency.

After the value of the  $C_{EAO}$  capacitor is determined, the  $R_{EAO}$  value is calculated to achieve the desired current-sharing loop response using 方程式 13.

$$R_{EAO} = \frac{1}{2\pi \times f_{CO} \times C_{EAO}} \quad (13)$$

### 7.3.3 Application Curve




图 7-6. Power Module Bode Plot

### 7.4 Power Supply Recommendations

The VDD bias voltage to the UCC29002 device is limited to a maximum of 13.5V when powered from a low-impedance source. An internal clamp-circuit (nominally 14.25V) allows the use of higher bias-supply source voltages provided that a suitable resistance is connected between the high-voltage source and the VDD pin to limit the total VDD current to below its absolute maximum rating.

When used with a series resistor to limit  $I_{VDD}$ , the VDD pin must be decoupled directly to the GND pin with a good-quality ceramic capacitor. The device is optimized for a capacitor value from 0.1 $\mu$ F to 1 $\mu$ F. Values outside of this range may result in unstable clamping voltage.

### 7.5 Layout

#### 7.5.1 Layout Guidelines

The bypass capacitor for the VDD supply is also the compensation for the input active clamp of the device and, as such, must be placed as close to the device pins (VDD and GND) as possible using a good-quality, low-ESL capacitor, minimizing trace length.

#### 7.5.2 Layout Example




图 7-7. Layout Example (2-Layer PCB)

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 8.1.1 Documentation Support

### 8.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 8-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UCC29002 UCC29002-1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UCC39002	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 8.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Intel® is a registered trademark of Intel Corporation.

所有商标均为其各自所有者的财产。

### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision I (May 2016) to Revision J (December 2023)	Page
• 更改了 <a href="#">封装信息表</a> ，添加了 <a href="#">器件信息表</a> .....	1
• Corrected unit for LS Driver output current parameter and min/max limits for LS Driver output voltage in the <i>Electrical Characteristics</i> table, plus numerous editorial clarifications.....	5
• Changed Functional Block Diagram .....	7
• Changed LS Bus Fault Comparators diagram.....	10
• Changed Start-up description for UCC29002-1 device .....	11

- Updated and expanded *Device Functional Modes* ..... 13
- Moved *Paralleling the Power Modules* and *Measuring the Voltage Loop of a Power Module* to this section.. 14
- Corrected equations and clarified text..... 18

<b>Changes from Revision H (August 2007) to Revision I (May 2016)</b>	<b>Page</b>
---	-------------

- |  |   |
|--|---|
| • 添加了“ESD 等级”表、“特性说明”部分、“器件功能模式”、“应用和实施”部分、“电源相关建议”部分、“布局”部分、“器件和文档支持”部分以及“机械、封装和可订购信息”部分..... | 1 |
|--|---|

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**备注**

Orderable part numbers for the UCC29002-1 device use a "/1" suffix instead of "-1" suffix due to ordering-system restrictions on the "-" character.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC29002D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 105	29002	
UCC29002D/1	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 105	290021	
UCC29002DGK	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 105	29002	
UCC29002DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 105	29002	Samples
UCC29002DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	29002	Samples
UCC29002DR/1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	290021	Samples
UCC29002P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	UCC29002P	Samples
UCC39002D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	39002	
UCC39002DGK	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	0 to 70	39002	
UCC39002DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	0 to 70	39002	Samples
UCC39002DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	39002	Samples
UCC39002P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UCC39002P	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC29002DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
UCC29002DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC29002DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC29002DR/1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC39002DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
UCC39002DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC39002DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC29002DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC29002DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC29002DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC29002DR/1	SOIC	D	8	2500	353.0	353.0	32.0
UCC39002DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC39002DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC39002DR	SOIC	D	8	2500	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UCC29002P	P	PDIP	8	50	506	13.97	11230	4.32
UCC39002P	P	PDIP	8	50	506	13.97	11230	4.32



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.



# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司