

# UCD91160 16-Rail PMBus™ Power Sequencer and System Manager

### 1 Features

- Sequence and monitor up to 16 analog rails
- PWM margining on up to 8 rails
- Cascade up to 4 devices to sequence up to 64
- Active trim function allows user to trim output voltage
- Monitor and respond to OV, UV, time-out, and GPItriggered faults
- Flexible sequencing dependencies, delay times, Boolean logic, and GPIO configurations
- Rail status dependent sequencing, delay times, and LGPO pins for complex sequencing applications
- Four rail profiles for adaptive voltage identification (AVID) voltage regulator
- Nonvolatile fault event logging with RTC and timestamping
  - Single-event fault log (100 entries)
  - Black box fault log saves fault information and status of all rails - for the first fault and the last fault before a power down event
- Continue monitoring rails during configuration activities to maximize up-time
- Programmable watchdog timer and system reset
- **GPI Controlled Rail Groups**
- SEU mitigation and ECC (single-error correct + double-error detect)
- PMBus<sup>™</sup> 1.2 compliant
- PMBus security profile Level 0 with custom commands to enable features in security profile Level 2

# 2 Applications

- Wired networking
- Wireless infrastructure
- **Datacom module**
- Data center and enterprise computing
- Factory automation and control
- Test and measurement
- Medical

# 3 Description

The UCD91160 device is a 16-rail PMBus controlled power sequencer in a 64-pin QFP package.

Dedicated pins (MONx) monitor up to 16 voltage rails in either analog or digital modes. 16 rail enable (ENx) pins allow regulators to be sequenced. 8 margining (MARx) pins can be used to push regulators to high or low limits (margins) for testing, or actively trim outputs for enhanced accuracy. The output state of 16 logical GPO (LGPOx) pins can be controlled by the state of GPIs, rail status, and other LGPOs.

Nonvolatile event logging preserves fault events after power dropout. The Black Box Fault Log preserves the fault information and the status of all rails. The black box fault log records the first and last fault event before a power down. The cascading feature offers convenient ways to manage up to 64 voltage rails.

A user defined fault pin coordinates the cascaded devices to take synchronized fault responses. The user can select up to 8 groups of rail configurations using 3 GPIs. These configurations can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The Sequencer Studio<sup>™</sup> software is an intuitive PCbased graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

### **Packaging Information Table**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
UCD91160SPMR	LQFP (64)	12.0mm × 12.0mm

For all available packages, see the orderable addendum at the end of the data sheet.






Figure 3-1. Simplified Application Diagram



# **Table of Contents**

1 Features	1	6.3 Feature Description	12
2 Applications	1	6.4 Device Functional Modes	12
3 Description		7 Application and Implementation	14
4 Pin Configuration and Functions	4	7.1 Application Information	14
5 Specifications	7	7.2 Typical Application	
5.1 Absolute Maximum Ratings	7	7.3 Power Supply Recommendations	16
5.2 ESD Ratings		7.4 Layout	16
5.3 Recommended Operating Conditions	7	8 Device and Documentation Support	
5.4 Thermal Information	8	8.1 Receiving Notification of Documentation Updates	
5.5 Electrical Characteristics	8	8.2 Support Resources	18
5.6 Linearity Parameters	8	8.3 Trademarks	18
5.7 POR and BOR	9	8.4 Electrostatic Discharge Caution	18
5.8 Low Frequency Crystal/Clock		8.5 Glossary	
5.9 Flash Memory Characteristics	9	9 Revision History	
6 Detailed Description	11	10 Mechanical, Packaging, and Orderable	
6.1 Overview		Information	18
6.2 Functional Block Diagram	11		



# 4 Pin Configuration and Functions




Figure 4-1. UCD91160PM Package, 64-Pin LQFP (Top View)

**Table 4-1. Pin Functions** 

PIN	PIN		Pin ID	DESCRIPTION	
NAME NO.		ITPE	PINID	DESCRIPTION	
MONITORING INPUTS (MONx)					
MON1	31	I	1	Analog or Digital Monitor (0V – 3.3V)	
MON2	30 I 2 Analog or Digital Monitor (0V – 3.3V)		Analog or Digital Monitor (0V – 3.3V)		
MON3	26	I	3	Analog or Digital Monitor (0V – 3.3V)	
MON4	25	I	4	Analog or Digital Monitor (0V – 3.3V)	
MON5	27	I	5	Analog or Digital Monitor (0V – 3.3V)	
MON6	23	I	6	Analog or Digital Monitor (0V – 3.3V)	
MON7	19	I	7	Analog or Digital Monitor (0V – 3.3V)	
MON8	7	I	8	Analog or Digital Monitor (0V – 3.3V)	
MON9	8	I	9	Analog Monitor (0V – 3.3V) <sup>1</sup>	

<sup>1</sup> Utilize MON9 only as an analog monitoring pin



# **Table 4-1. Pin Functions (continued)**

PIN				1. Pin Functions (continued)	
NAME	NO.	TYPE	Pin ID	DESCRIPTION	
MON10	9	ı	10	Analog or Digital Monitor (0V – 3.3V)	
MON11	10	I	11	Analog or Digital Monitor (0V – 3.3V)	
MON12	11	I	12	Analog Monitor (0V – 3.3V) <sup>2</sup>	
MON13	14	I	13	Analog or Digital Monitor (0V – 3.3V)	
MON14	15	I	14	Analog or Digital Monitor (0V – 3.3V)	
MON15	16	I	15	Analog or Digital Monitor (0V – 3.3V)	
MON16	18	ı	16	Analog Monitor (0V – 3.3V) <sup>3</sup>	
Rail Enables (ENx)	)	-			
EN1(GPIO)	49	I/O	33	Rail enable signal, digital output, or GPIO	
EN2(GPIO)	48	I/O	34	Rail enable signal, digital output, or GPIO	
EN3(GPIO)	51	I/O	35	Rail enable signal, digital output, or GPIO	
EN4(GPIO)	53	I/O	36	Rail enable signal, digital output, or GPIO	
EN5(GPIO)	47	I/O	37	Rail enable signal, digital output, or GPIO	
EN6(GPIO)	46	I/O	38	Rail enable signal, digital output, or GPIO	
EN7(GPIO)	45	I/O	39	Rail enable signal, digital output, or GPIO	
EN8(GPIO)	60	I/O	40	Rail enable signal, digital output, or GPIO	
EN9(GPIO)	1	I/O	41	Rail enable signal, digital output, or GPIO	
EN10(GPIO)	2	I/O	42	Rail enable signal, digital output, or GPIO	
EN11(GPIO)	28	I/O	43	Rail enable signal, digital output, or GPIO	
EN12(GPIO)	29	I/O	44	Rail enable signal, digital output, or GPIO	
EN13(GPIO)	37	I/O	45	Rail enable signal, digital output, or GPIO	
EN14(GPIO)	42	I/O	46	Rail enable signal, digital output, or GPIO	
EN15(GPIO)	61	I/O	47	Rail enable signal, digital output, or GPIO	
EN16(GPIO)	64	I/O	48	Rail enable signal, digital output, or GPIO	
Closed-Loop Marg	in Pins (MA	ARx)			
MAR1(GPIO)	50	I/O	65	Closed-loop margin PWM output, or GPIO	
MAR2(GPIO)	55	I/O	66	Closed-loop margin PWM output, or GPIO	
MAR3(GPIO)	52	I/O	67	Closed-loop margin PWM output, or GPIO	
MAR4(GPIO)	54	I/O	68	Closed-loop margin PWM output, or GPIO	
MAR5(GPIO)	56	I/O	69	Closed-loop margin PWM output, or GPIO	
MAR6(GPIO)	57	I/O	70	Closed-loop margin PWM output, or GPIO	
MAR7(GPIO)	58	I/O	71	Closed-loop margin PWM output, or GPIO	
MAR8(GPIO)	59	I/O	72	Closed-loop margin PWM output, or GPIO	
PMBus COMM INT	ERFACE				
PMBUS_CLK	39	I/O	N/A	PMBus clock (must have pullup to 3.3V)	

<sup>&</sup>lt;sup>2</sup> Utilize pin 11 - MON12 only as an analog monitoring pin

Utilize pin 18 - MON16 only as an analog monitoring pin



# **Table 4-1. Pin Functions (continued)**

PIN				DECORPORTION	
NAME	NO.	TYPE	Pin ID	DESCRIPTION	
PMBUS_DATA	35	I/O	N/A	PMBus data (must have pullup to 3.3V)	
PMBUS_ALERT	34	0	N/A	PMBus alert, active-low, open-drain output (must have pullup to 3.3V)	
PMBUS_CNTRL	33	1	N/A	PMBus control (must have pullup to 3.3V)	
PMBUS_ADDR0	20	1	N/A	PMBUS Address Select	
PMBUS_ADDR1	21	I	N/A	PMBUS Address Select	
PMBUS_ADDR2	22	I	N/A	PMBUS Address Select	
Logical General Pu	rpose Out <sub>l</sub>	outs (LGPO	x)		
LGPO1 (GPIO)	3	I/O	81	Boolean-Logical Output, or GPIO	
LGPO2 (GPIO)	4	I/O	82	Boolean-Logical Output, or GPIO	
LGPO3 (GPIO)	5	I/O	83	Boolean-Logical Output, or GPIO	
LGPO4 (GPIO)	6	I/O	84	Boolean-Logical Output, or GPIO	
LGPO5 (GPIO)	62	I/O	85	Boolean-Logical Output, or GPIO	
LGPO6 (GPIO)	63	I/O	86	Boolean-Logical Output, or GPIO	
LGPO7 (GPIO)	12	I/O	87	Boolean-Logical Output, or GPIO	
LGPO8 (GPIO)	13	I/O	88	Boolean-Logical Output, or GPIO	
INPUT POWER, GR	OUNDS, A	ND CLOCK	ING		
LFXOUT	44	CLK	N/A	Low-frequency crystal out	
LFXIN	43	CLK	N/A	Low-frequency crystal in	
nRESET	38	ı	N/A	Active-low device reset input. Recommend pulling up to VDD if not required by application. Hold low for at least 1.5µs to perform a boot reset, or 1s for a power-on-reset (POR)	
SYNC_CLK	36	0	N/A	Synchronization clock I/O (5kHz) for multiple chip cascading	
VREF+	24	I	N/A	(Optional) positive node of external reference voltage	
VREF-	17	Р	N/A	(Optional) negative node of external reference voltage <sup>4</sup>	
VDD	40	Р	N/A	Input 3V to 3.6V supply. Refer to the Layout Guidelines section	
VSS	41	Р	N/A	Device ground	
BPCAP	32	Р	N/A	0.47μF bypass capacitor. Refer to the Layout Guidelines section	

Product Folder Links: UCD91160

When the VREF- pin is not utilized, connect it to ground.



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin	-0.3	4.1	V
VI	Input voltage	Applied to any 5V tolerant open-drain pins	-0.3	5.5	V
VI	Input voltage	Applied to any common tolerance pins	-0.3	V <sub>DD</sub> + 0.3 (4.1 MAX)	V
	Current into VDD pin (source)	-40°C ≤ Tj ≤ 130°C		80	mA
IVDD	Current into VDD pin (source)	-40°C ≤ Tj ≤ 85°C		100	mA
	Current out of VSS pin (sink)	-40°C ≤ Tj ≤ 130°C		80	mA
Ivss	Current out of VSS pin (sink)	-40°C ≤ Tj ≤ 85°C		100	mA
I <sub>IO</sub>	Current of device pin	Current sunk or sourced by device pin		6	mA
I <sub>D</sub>	Supported diode current	Diode current at any device pin except VREF-		±2 <sup>(3)</sup>	mA
TJ	Junction temperature	Junction temperature	-40	130	°C
T <sub>stg</sub>	Storage temperature <sup>(2)</sup>	Storage temperature <sup>(2)</sup>	-40	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(3) VREF- has an internal connection for testing purposes, there is no injection current allowed on this pin.

# 5.2 ESD Ratings

V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22C101, all pins <sup>(2)</sup>	±500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

# 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	2.9		3.6	V
C <sub>VDD</sub>	Capacitor connected between VDD and VSS (1)		10		uF
C <sub>BPCAP</sub>	Capacitor connected between BPCAP and VSS (1) (2)		470		nF
T <sub>A</sub>	Ambient temperature, S version	-40		125	°C
T <sub>J</sub>	Max junction temperature, T version			125	°C

<sup>(1)</sup> Connect C<sub>VDD</sub> and C<sub>BPCAP</sub> between VDD/VSS and BPCAP/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C<sub>VDD</sub> and C<sub>BPCAP</sub>.

<sup>(2)</sup> Apply higher temperatures during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The BPCAP pin must only be connected to C<sub>BPCAP</sub>. Do not supply any voltage or apply any external load to the BPCAP pin.



### 5.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		62.0	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		21.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	LQFP-64 (PM)	39.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter		1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		38.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vin <sub>(ADC)</sub>	Analog input voltage range <sup>(1)</sup>	Applies to all ADC analog input pins	0		VDD	V	
V <sub>R+</sub>	Positive ADC reference voltage	V <sub>R+</sub> sourced from VDD		VDD		V	
Ts	ADC sample time per channel			250		ns	
F <sub>S</sub>	ADC sampling frequency (per channel)			10		ksps	
I <sub>(ADC)</sub>	Operating supply current into VDD terminal	V <sub>R+</sub> = VDD		1.5 <sup>(2)</sup>		mA	
C <sub>S/H</sub>	ADC sample-and-hold capacitance			3.3		pF	
Rin	ADC input resistance			0.5		kΩ	
ENOB	Effective number of bits	External reference	12.3	12.5		bit	
ENOB		Internal reference, V <sub>R+</sub> = 2.5V	9.9	10.8		DIL	
SNR	Signal-to-noise ratio	External reference (3)		78		dB	
SINK	Signal-to-noise ratio	Internal reference, V <sub>R+</sub> = 2.5V		66		uБ	
		External reference (3), VDD = VDD <sub>(min)</sub> to VDD <sub>(max)</sub>		62			
PSRR <sub>DC</sub>	Power supply rejection ratio, DC	$VDD = VDD_{(min)}$ to $VDD_{(max)}$ Internal reference, $V_{R+} = 2.5V$		53		dB	
		External reference <sup>(3)</sup> , ΔVDD = 0.1V at 1kHz		61			
PSRR <sub>AC</sub>	Power supply rejection ratio, AC	$\Delta$ VDD = 0.1V at 1kHz Internal reference, V <sub>R+</sub> = 2.5V		52		dB	

- The analog input voltage range must be within the selected ADC reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.
- The internal reference (VREF) supply current is not included in current consumption parameter  $I_{(ADC)}$ . All external reference specifications are measured with  $V_{R+}$  = VREF+ = VDD = 3.3V and  $V_{R-}$  = VREF- = VSS = 0V and external 1uF cap on VREF+ pin

## 5.6 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

	PARAMETER	TEST CONDIT	MIN	TYP MAX	UNIT	
EI	Integral linearity error (INL)	External reference (2)	External reference (2)	-2	2	LSB
E <sub>D</sub>	Differential linearity error (DNL) Ensured no missing codes	External reference (2)	External reference (2)	-1	1	LSB
Eo	Offset error	Internal or External reference (2)	nternal or External reference <sup>(2)</sup>		2	mV
E <sub>G</sub>	Gain error	External reference <sup>(2)</sup>		-3	3	LSB

Total Unadjusted Error (TUE) can be calculated from E<sub>I</sub>, E<sub>O</sub>, and E<sub>G</sub> using the following formula: TUE = √(E<sub>I</sub><sup>2</sup> + |E<sub>O</sub>|<sup>2</sup> + E<sub>G</sub><sup>2</sup>) (1)

Product Folder Links: UCD91160

Note: Convert all of the errors into the same unit, usually LSB, for the above equation to be accurate

(2) All external reference specifications are measured with  $V_{R+} = VREF+ = VDD$  and  $V_{R-} = VSS = 0V$ , external 1uF cap on VREF+ pin.

### 5.7 POR and BOR

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Rising			0.1	V/us
dVDD/dt	VDD (supply voltage) slew rate	Falling (2)			0.01	v/us
		Falling, STANDBY			0.1	V/ms
V <sub>POR+</sub>	Power-on reset voltage level	Rising (1)	1.04	1.30	1.5	V
V <sub>POR-</sub>		Falling (1)	0.99	1.25	1.48	V
V <sub>HYS, POR</sub>	POR hysteresis		30	58	74	mV
V <sub>BOR+</sub>		Rising (1) (2)	2.88	2.96	3.04	
V <sub>BOR-</sub>	Brown-out-reset voltage	Falling (1) (2)	2.85	2.93	3.01	V
V <sub>BOR, STBY</sub>		STANDBY mode (1)	2.80	2.92	3.02	
V	Proven out recet by storagic	Level 0 (1)		14	18	m\/
V <sub>HYS,BOR</sub>	Brown-out reset hysteresis	Levels 1-3 (1)		34	38	- mV

<sup>(1) |</sup>dVDD/dt| ≤ 3V/s

# 5.8 Low Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
Low frequency crystal oscillator (LFXT)											
f <sub>LFXT</sub>	LFXT frequency			32768		Hz					
DC <sub>LFXT</sub>	LFXT duty cycle		30		70	%					
OA <sub>LFXT</sub>	LFXT crystal oscillation allowance			419		kΩ					
C <sub>L, eff</sub>	Integrated effective load capacitance <sup>(1)</sup>			1		pF					
t <sub>start, LFXT</sub>	LFXT start-up time			483	640	ms					

<sup>(1)</sup> The integrated effective load capacitance includes parasitic bond and package capacitance (≈2pF per pin), calculated as C<sub>LFXIN</sub>×C<sub>LFXOUT</sub>/(C<sub>LFXIN</sub>+C<sub>LFXOUT</sub>), where C<sub>LFXIN</sub> and C<sub>LFXOUT</sub> are the total capacitance at LFXIN and LFXOUT, respectively.

## **5.9 Flash Memory Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply						
IDD <sub>ERASE</sub>	Supply current from VDD during erase operation	Supply current delta			10	mA
IDD <sub>PGM</sub> Supply current from VDD during program operation		Supply current delta			10	mA
Endurance						
NWEC	Erase/program cycle endurance		10			k cycles
NE <sub>(MAX)</sub>	Total erase operations before failure (1)		802			k erase operations
Retention			•			
t <sub>RET_85</sub>	Flash memory data retention	-40°C <= Tj <= 85°C	60			years
t <sub>RET_105</sub>	Flash memory data retention	-40°C <= Tj <= 105°C	11.4			years
t <sub>RET_130</sub> Flash memory data retention		-40°C <= Tj <= 130°C	2.4			years
Fault and Eve	nt Logging					

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

<sup>(2)</sup> Device operating in RUN, SLEEP, or STOP mode.



# **5.9 Flash Memory Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NF	Total number of fault event records before failure		64			Million event logs

(1) Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.

 $\label{eq:copyright @ 2025 Texas Instruments Incorporated}$  Product Folder Links: UCD91160



# 6 Detailed Description

### 6.1 Overview

Electronic systems such as CPUs, DSPs, microcontrollers, FPGAs, and ASICs can have multiple voltage rails, and require precise power-ON and power-OFF sequences in order to function correctly. The UCD91160 can sequence up to 16 voltage rails, monitor voltages and fault conditions, and report system health information through a PMBus interface.

The UCD91160 protects electronic systems by enacting pre-configured responses to power system faults. A fault immediately triggers the Black Box Fault Log to store a comprehensive system status report, but subsequent fault logs are stored inside nonvolatile memory.

System reliability can be validated through four-corner testing. A voltage rail can be commanded to operate at the minimum and maximum output voltages – this is known as margining. The device can perform accurate closed-loop margining on up to 8 voltage rails. During normal operation, UCD91160 can actively trim DC output voltages using the same margining circuitry on those 8 pins.


The UCD91160 contains a pool of 32 GPIO pins. Many of these pins have primary functionality as ENx, MARx, or LGPOx pins, but they can also be configured as general purpose I/Os (GPIO) to allow the device to interact with external circuitry. The pin description table shows the primary functionality of each pin. GPIO states can be controlled in several ways:

- Command-controlled GPO These outputs can be set by PMBus commands
- GPIOs -These pins can be used to generate faults, enable/disable margining, or influence the state of other GPIOs.
- Boolean-logic controlled (LGPO) The UCD91160 allows any GPIO to be configured as an LPGO (Up to 16 LGPOs are supported). The states of these pins are dependent on the states of items such as rail status, or fault events.

The device provides additional features such as cascading, pin-selected states, system watchdog, system reset, run time clock, reset counter, and so forth. Cascading feature offers convenient ways to cascade up to four UCD91160 devices and manage up to 128 voltage rails. Pin-selected states feature allows users to define up to 8 rail states. These states can implement system low-power modes as set out in the *Advanced Configuration and Power Interface (ACPI)* specification.

# 6.2 Functional Block Diagram

#### **UCD91160 Functional Block Diagram**





### **6.3 Feature Description**

### 6.3.1 TI Sequencer Studio Software

The PC-based Texas Instruments Sequencer Studio software communicates with the device via a PMBus interface, and enables the design engineer to configure the operating parameters for the application without having to learn low level PMBus commands. The software saves the configuration to on-chip nonvolatile memory, and can be used to observe system status during debug efforts. After configuration, the device performs independently on startup. Download the *Sequencer Studio* software from the UCD91160 web page.

### 6.3.2 PMBUS Interface

PMBus is a serial interface specifically designed to support power management. The PMBus interface is based on the SMBus interface that is built on the I<sup>2</sup>C physical specification. The UCD91160 device supports revision 1.3 of the PMBus standard. Standard PMBus interface commands support the function of the device. Unique features of the device are defined to configure or activate via the MFR\_SPECIFIC commands. These commands are defined in the *UCD91160 Sequencer and System Health Controller PMBUS Command Reference*. The most current UCD91160 PMBus Command Reference can be found within the Sequencer Studio software through the Help Menu (Help, Documentation & Help Center, Sequencers tab, Documentation section).

The PMBus specification is frequently mentioned in this data sheet. Specifically, this document is *PMBus Power System Management Protocol Specification Part II – Command Language*, Revision 1.2, dated 6 September 2010. The specification is published by the Power Management Bus Implementers Forum and is available from www.pmbus.org.

The UCD91160 device meets all of the requirements of the *Compliance* section of the PMBus specification. The firmware complies with the SMBus 1.2 specification, including support for the SMBus ALERT function. The hardware supports either 100kHz or 400kHz PMBus operation.

# 6.3.3 PMBUS Security

The UCD91320 device line maintains PMBus security level 0, with support for custom commands enabling features up to PMBus security level 2.

To comply with PMBus security level 0, the UCD91320 device maintains support for the following features:

- 1. PASSKEY command
- 2. ACCESS\_CONTROL command

#### 6.4 Device Functional Modes

# 6.4.1 Black Box First Fault Logging

The first fault in a system failure event is critical to diagnose the root cause. When UCD91160 detects an initial fault, the device records and saves the status of each rail in a special area (Black Box) of the NVM reserved for this function. The device does not save the subsequent faults and monitoring statuses into the Black Box Fault Log, but instead records them into the standard fault log. The last fault log when the BOR voltage is crossed is also saved to the black box fault log. The Black Box Fault Log must be cleared via a PMBus command before another black box fault log can be collected.

Product Folder Links: UCD91160



### 6.4.2 PMBus Address Selection

Н

Three digital inputs are used to select the PMBus address. Set pins either high or low.

Н

Table 0 1:1 III Bas Address Configuration											
PMBUS_ADDR2	PMBUS_ADDR1	PMBUS_ADDR0	_	S ADDRESS ELECTED							
L	L	L	17d	0010001b							
L	L	Н	19d	0010011b							
L	Н	L	23d	0010111b							
L	Н	Н	49d	0110001b							
Н	L	L	51d	0110011b							
Н	L	Н	113d	1110001b							
Н	Н	L	115d	1110011b							

Table 6-1. PMBus Address Configuration

#### 6.4.3 Brownout

The UCD91160 device triggers brownout event when the VDD pin voltage drops below the brownout threshold voltage ( $V_{BOR}$ ). During a brownout event, the device continues to write fault logs into the NVM that occurred before the brownout event. The device fully shuts down when the VDD pin voltage is below the shutdown threshold voltage ( $V_{SHDN}$ ). Any fault event that has not been written into the NVM before the device shutdown is lost

Н

119d

1110111b

If several faults happen immediately before the brownout event, the device requires a capacitance of 500µs to write the first fault event into the NVM. The write function requires an additional 4ms to write the Black Box fault log into the NVM. The user must provide enough local capacitance to maintain the VDD rail above VSHDN for 500µs (or 4.5ms with the Black Box fault log) to preserve the first fault log. More capacitance allows more fault events to be written into the NVM during brownout.




Figure 6-1. Reset and Brownout Thresholds



# 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The UCD91160 device can be used to sequence and monitor up to 16 voltage rails, and margin up to 8 voltage rails. Up to four UCD91160 devices can be cascaded to allow the user to monitor up to 64 rails, and record synchronized fault responses. Typical applications include automatic test equipment, telecommunication and networking equipment, servers, and storage systems. Device configuration can be performed using the *Sequencer Studio* software provided by TI. No coding skill is required.

## 7.2 Typical Application

Figure 7-1 shows a simplified system diagram. For simplification, this diagram shows only three rails, but each UCD91160 device can manage up to 16 rails.




Figure 7-1. Simplified System Diagram

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *UCD91160* 



### 7.2.1 Design Requirements

UCD91160 requires decoupling capacitors on the VDD, BPCAP, and VREF+ pins. The capacitance values for VDD, BPCAP, and VREF+ are specified in the Electrical Characteristics. Consider these capacitor design configurations as options.

- If an application does not use the nRESET signal, the nRESET pin must be tied to VDD, either by direct connection to the VDD pin, or by an R-C circuit as shown in Figure 7-2. The R-C circuit in Figure 7-2 can be also used to delay reset at power up. If an application uses the nRESET external pin, the trace of the nRESET signal must be kept as short as possible. Be sure to place any components connected to the nRESET signal as close to the device as possible.
- Holding the nRESET pin low for <1s triggers a BOOT Reset, and holding nRESET low for >1s triggers a POR/Power On Reset.
- The analog monitoring pins are capable of monitoring voltage rails between 0V and 3.3V. The input of the MONx pin should not move outside of this range.
- It is mandatory that the VDD power be stable and no device reset be fired during the device programming. Resets triggered while the device is programming can cause corruption.
- TI recommends connecting a combination of a 10µF and a 0.1µF low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing the capacitors as close as possible to the supply pins. The 10µF bulk decoupling capacitor is a recommended value for most applications, but this capacitance can be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.
- A 0.47µF tank capacitor is required for the BPCAP pin and must be placed close to the device with minimum distance to the device ground. Do not connect other circuits to the BPCAP pin.




Figure 7-2. nRESET Pin With R-C Network

### 7.2.2 Detailed Design Procedure

The Sequencer Studio software can be used to design the device configuration online or offline (with or without a UCD91160 device connected to the computer). In offline mode, the software prompts the user to create or open a project file (.xml) at launch. In online mode, the software automatically detects the device via the PMBus interface and extracts the configuration data from the device. A USB Interface Adapter EVM available from TI is required to connect Sequencer Studio software to PMBus.

The general design steps are included. Details of the steps are described in the *Section 6*, and are easily accessed within the *Sequencer Studio* software.


- 1. Rail setup
- 2. Rail monitoring configuration
- 3. GPI configuration
- 4. Rail sequence configuration
- 5. Fault response configuration
- 6. GPO configuration
- 7. Margining configuration
- 8. Other configurations including but not limited to:
  - · Pin Selected Rail States
  - Watchdog Timer
  - System Reset



- Sync Clock
- Fault Pins

Click **Write to Hardware** to apply the changes. In online mode, then click **Store RAM to Flash** to permanently store the new configuration into the data flash of the device.

# 7.2.3 Application Curves



## 7.3 Power Supply Recommendations

Power the UCD91160 device from a 3.3V power supply.

If internal reference is used, VDD acts as ADC reference and is assumed to be exactly 3.3V. Any input voltage deviation from 3.3V introduces an error to ADC reference and to the ADC results. Therefore, the 3.3V power supply must be tightly regulated and allow only a very small voltage fluctuation (including voltage ripple and voltage deviation caused by load transients).

If external reference (VREF+) is used, the 3.3V power supply needs to meet only the minimum requirements specified in the Section 5.3 and Section 5.5.

### 7.4 Layout

#### 7.4.1 Layout Guidelines

- Place the decoupling capacitors as close as possible to the device
- Connect the BPCAP decoupling capacitors as close as possible to the BPCAP pin
- Margin pins (MARx) output PWM signals that have fast edges. Route these signals away from sensitive analog signals

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7.4.2 Layout Example

The UCD91160 device is available in a 64-pin LQFP package. If the design calls for the device to be mounted on the top layer, decoupling capacitors can be placed on the bottom layer to allow room for top-layer trace routing. The following layout example describes this strategy. Figure 7-5 shows bottom-layer component placement from the top-view. In addition to Figure 7-5, consider these important suggestions.

- 1. Use a uniform ground plane to connect VSS and VREF- pins.
- 2. Connect the BPCAP pin to a common internal-layer copper area.
- 3. VSS and VREF- pins can be connected to a common internal-layer copper area.

Figure 7-5 shows a typical application with the UCD91160 device mounted on the top layer and the components placed on the bottom layer.




Figure 7-5. Layout Example



# 8 Device and Documentation Support

# 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **8.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

PMBus<sup>™</sup> is a trademark of SMIF, Inc.

Sequencer Studio<sup>™</sup> is a trademark of TI.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	DATE	REVISION	NOTES				
Dece	mber 2025	*	Initial Release				

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: UCD91160

www.ti.com 30-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCD91160SPMR	Active	Production	LQFP (PM)   64	1000   LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCD91160

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Dec-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD91160SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2025




## \*All dimensions are nominal

Ì	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	UCD91160SPMR	LQFP	PM	64	1000	336.6	336.6	41.3	



PLASTIC QUAD FLATPACK




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
  7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025