Functional Safety Information

TPS22968-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	
O NOVISION THISTOTY	

Trademarks

All trademarks are the property of their respective owners.



1 Overview

This document contains information for TPS22968-Q1 (WSON package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TPS22968-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for TPS22968-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	6
Die FIT rate	3
Package FIT rate	3

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- · Mission profile: Motor control from table 11 or figure 16
- · Power dissipation: 200mW
- Climate type: World-wide table 8 or figure 13
 Package factor (lambda 3): Table 17b or figure 15
- Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog or mixed	20 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TPS22968-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
VOUT to GND	40
VOUT open or Hi-Z	20
VOUT outside specification (voltage or rise time)	30
QOD short to GND	5
Pin to pin short (any two pins)	5



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS22968-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-3)
- Pin open-circuited (see Table 4-4)
- Pin short-circuited to an adjacent pin (see Table 4-5)
- Pin short-circuited to supply (see Table 4-6)

Table 4-3 through Table 4-6 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• The absolute maximum ratings for the device are not exceeded.

Figure 4-1 shows the TPS22968-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TPS22968-Q1 datasheet.




Figure 4-1. Pin Diagram (Top View)

Table 4-2. Pin Functions

PIN		1/0	DESCRIPTION		
NO.	NAME		DESCRIPTION		
1	VIN1	ı	Switch 1 input. Bypass this input with a ceramic capacitor to GND.		
2	ON1	ı	Active-high switch 1 control input. Do not leave floating.		
3	VBIAS	ı	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.5V.		
4	ON2	1	Active-high switch 2 control input. Do not leave floating.		
5	VIN2	I	Switch 2 input. Bypass this input with a ceramic capacitor to GND.		
6	VOUT2	0	Switch 2 output.		
7	CT2	0	Switch 2 slew rate control. Can be left floating.		
8	GND	_	Ground.		
9	CT1	0	Switch 1 slew rate control. Can be left floating.		



Table 4-2. Pin Functions (continued)

PIN	1/0	DESCRIPTION	
NO. NAME		"0	DESCRIPTION
10	VOUT1	0	Switch 1 output.

Table 4-3. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	No. Description of Potential Failure Effects	
VIN1	1	Channel 1 power supply is shorted.	D
ON1	2	Channel 1 is disabled.	D
VBIAS	3	There is no power supply to the device. The device does not pass through voltage to the VOUT1 or VOUT2 pins.	В
ON2	4	Channel 2 is disabled.	D
VIN2	5	ne power supply of Channel 2 is shorted.	
VOUT2	6	f channel 2 is enabled, the device does not limit power supply current and is damaged.	
CT2	7	Grounding this pin prevents the device from enabling Channel 2 and potentially damages the device.	
GND	8	This is the GND pin. Normal operation.	D
CT1	9	Grounding this pin prevents the device from enabling Channel 1 and potentially damages the device.	Α
VOUT1	10	If channel 1 is enabled, the device does not limit power supply current and is damaged.	Α

Table 4-4. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	
VIN1	1	There is no power supply to Channel 1. The device does not pass through voltage to the VOUT1 pin.	D
ON1	2	The ON1 pin potentially floats high or low, the state of the output is unknown.	В
VBIAS	3	There is no power supply to the device. The device does not pass through voltage to the VOUT1 or VOUT2 pins.	В
ON2	4	The ON2 pin potentially floats high or low, the state of the output is unknown.	В
VIN2	5	There is no power supply to Channel 2. The device does not pass through voltage to the VOUT2 pin.	D
VOUT2	6	Channel 2 does not deliver the voltage to the load.	D
CT2	7	Opening this pin quickens the Channel 2 rise time if a CT capacitor is attached.	С
GND	8	There is no GND pin connection to the device. The device is not functional.	В
CT1	9	Opening this pin quickens the Channel 2 rise time if a CT capacitor is attached.	С
VOUT1	10	Channel 1 does not deliver the voltage to the load.	D

Table 4-5. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
VIN1	1	ON1	Channel 1 is enabled if the power supply is above the ON threshold (V _{IH}).	D
ON1	2	VBIAS	Channel 1 is enabled if the power supply is above the ON threshold (V _{IH}).	D
VBIAS	3	ON2	Channel 2 is enabled if the power supply is above the ON threshold (V _{IH}).	D
ON2	4	VIN2	Channel 2 is enabled if the power supply is above the ON threshold (V _{IH}).	D
VOUT2	6	CT2	Biasing the CT pin potentially damages the device.	А
CT2	7	GND	Grounding this pin prevents the device from enabling Channel 2 and potentially damages the device.	А
GND	8	CT1	Grounding this pin prevents the device from enabling Channel 1 and potentially damages the device.	А

www.ti.com Revision History

Table 4-5. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
CT1	9	VOUT1	Biasing the CT pin potentially damages the device.	Α

Table 4-6. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	
VIN1	1	The device operates normally and as expected.	D
ON1	2	Channel 1 is enabled if the power supply is above the ON threshold (V _{IH}).	D
VBIAS	3	The device operates normally and as expected.	D
ON2	4	Channel 2 is enabled if the power supply is above the ON threshold (V _{IH}).	D
VIN2	5	e device operates normally and as expected.	
VOUT2	6	The power MOSFET is shorted. Disabling the device no longer blocks power to the VOUT2 pin.	В
CT2	7	Biasing the CT pin potentially damages the device.	Α
GND	8	The power supply is shorted.	D
CT1	9	Biasing the CT pin potentially damages the device.	Α
VOUT1	10	The power MOSFET is shorted. Disabling the device no longer blocks power to the VOUT1 pin.	В

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2025	*	Initial Release

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025