# Functional Safety Information

# TPS22954-Q1

# Functional Safety FIT Rate, FMD and Pin FMA



#### **Table of Contents**

1 Overview	
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	
O NOVISION THISTOTY	

#### **Trademarks**

All trademarks are the property of their respective owners.




#### 1 Overview

This document contains information for the TPS22954-Q1 (DQC package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



(\*) Only active when the switch is disabled.

Figure 1-1. Functional Block Diagram

The TPS22954-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



## 2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the TPS22954-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)
Total component FIT rate	6
Die FIT rate	3
Package FIT rate	3

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- Power dissipation: 200mW
- Climate type: World-wide table 8 or figure 13
  Package factor (lambda 3): Table 17b or figure 15
- Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS Digital, analog or mixed	20 FIT	55°C

The reference FIT rate and reference virtual  $T_J$  (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



## 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TPS22954-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
VOUT to GND	40
VOUT open or Hi-Z	20
VOUT outside specification (voltage or rise time)	30
QOD short to GND	5
Pin to pin short (any two pins)	5



## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS22954-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-3)
- Pin open-circuited (see Table 4-4)
- Pin short-circuited to an adjacent pin (see Table 4-5)
- Pin short-circuited to supply (see Table 4-6)

Table 4-3 through Table 4-6 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Tahla 4-1	TI Classification	of Failure	Fffocts
Iable 4-1.	II Ciassilication	UI I allule	LIIECIS

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

· The absolute maximum ratings for the device are not exceeded.

Figure 4-1 shows the TPS22954-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TPS22954-Q1 datasheet.




Figure 4-1. Pin Diagram (Top View)

Table 4-2. Pin Functions

	PIN	1/0	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	IN		Switch input. Bypass this input with a ceramic capacitor to GND.	
2	IIN	'	Switch input. Bypass this input with a ceramic capacitor to GND.	
3	BIAS	I	Bias pin and power supply to the device.	
4	EN	ı	Active high switch enable or disable input. Also acts as the input UVLO pin. Use external resistor divider to adjust the UVLO level. Do not leave floating.	
5	GND	—	Device ground.	
6	СТ	0	$V_{\text{OUT}}$ slew rate control. Place ceramic cap from CT to GND to change the $V_{\text{OUT}}$ slew rate of the device and limit the inrush current. CT capacitor must be rated to 25V or higher.	
7	PG	0	Power good. This pin is open drain which pulls low when the voltage on EN or SNS (or both) is below the respective VIL level.	
8	SNS	ı	Sense pin. Use external resistor divider to adjust the power good level. Do not leave floating.	
9	OUT	0	Switch output.	
10	001		owner output.	



#### Table 4-3. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects		
IN	1	The power supply is shorted.	D	
IIN	2	The power supply is shorted.		
BIAS	3	There is no power supply to the device. The device does not pass through voltage to the VOUT pin.	В	
EN	4	The device is disabled.	D	
GND	5	This is the GND pin. The device operates as normal.	D	
СТ	6	Grounding this pin prevents the device from turning on and potentially damages the device.	Α	
PG	7	Open drain output, is not pulled up if connected to ground.	В	
SNS	8	V <sub>IH,SNS</sub> is set to 0V, and the PG pin does not function properly.	В	
OUT	9	If the device is enabled, the device does not limit the power supply current and is damaged.	Α	
	10			

Table 4-4. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects		
IN	1	There is no power supply to the device. The device does not pass through voltage to the VOUT	D	
IIN	2	pin.		
BIAS	3	There is no power supply to the device. The device does not pass through voltage to the VOUT pin.	В	
EN	4	The ON pin potentially floats high or low, the state of the output is unknown.	В	
GND	5	There is no GND connection to the device. The device is not functional.	В	
СТ	6	Opening this pin quickens the output rise time if a CT capacitor is attached.	С	
PG	7	The power-good signal is disconnected from the system.	D	
SNS	8	The V <sub>IH,SNS</sub> setting and the state of the PG pin are unknown.	В	
OUT	9	The output does not deliver the voltage to the load.	D	
	10			

Table 4-5. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
IN	1	BIAS	A stronger supply powers the IN and BIAS pins. The operation of the device is	В
IIN	2	DIAG	potentially affected, however, there is no damage to the device.	6
BIAS	3	EN	The device is enabled if the BIAS power supply is above the ON threshold (V <sub>IH</sub> ).	D
EN	4	GND	The device is disabled.	D
СТ	6	PG	Connecting these pins prevents the device from turning on and potentially damages the device.	Α
PG	7	SNS	The PG pin threshold varies, there is no damage to the device.	В
SNS	8	OUT	The V <sub>IH,SNS</sub> is set to VOUT.	В

Table 4-6. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	
IN	1	The device operates normally, as expected.	D
IIN	2	The device operates normally, as expected.	
EN	3	The device is enabled if the power supply is above the ON threshold (V <sub>IH</sub> ).	D
BIAS	4	The device operates normally, as expected.	D

www.ti.com Revision History

Table 4-6. Pin FMA for Device Pins Short-Circuited to Supply (continued)

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
GND	5	The power supply is shorted.	D
CT	6	Biasing the CT pin can potentially damage the device.	Α
PG	7	The PG pin potentially pulls too much current from the supply and damages the device.	Α
SNS	8	The V <sub>IH,SNS</sub> is set to the supply voltage.	В
OUT	9	The power MOSFET is shorted. Disabling the device no longer blocks power to the VOUT pin.	В
	10		

# **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2025	*	Initial Release

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025