![Texas Instruments logo]

TSW14J57 JESD204B High-Speed Data Capture and Pattern Generator Card User's Guide

This user's guide describes the characteristics, operation, and use of the TSW14J57EVM JESD204B high-speed data capture and pattern generator card. Throughout this user's guide, the abbreviations *EVM*, and the term *evaluation module* are synonymous with the TSW14J57EVM, unless otherwise noted.

Contents

List of Figures

List of Tables

Trademarks

Intel, Arria are registered trademarks of Intel.
Microsoft, Windows are registered trademarks of Microsoft Corporation.
All other trademarks are the property of their respective owners.

1   Introduction

The TI TSW14J57 evaluation module (EVM) is a next generation pattern generator and data capture card used to evaluate performances of the new TI JESD204B device family of high-speed analog-to-digital converters (ADC) and digital-to-analog converters (DAC). For an ADC, by capturing the sampled data over a JESD204B interface when using a high-quality, low-jitter clock, and a high-quality input frequency, the TSW14J57 can be used to demonstrate datasheet performance specifications. Using Intel® PSG JESD204B IP cores, the TSW14J57 can be dynamically configurable to support lane speeds from 2 Gbps to 15 Gbps, from 1 to 16 lanes with one firmware build. Together with the accompanying High-Speed Data Converter Pro Graphic User Interface (GUI), it is a complete system that captures and evaluates data samples from ADC EVMs and generates and sends desired test patterns to DAC EVMs.

2   Functionality

The TSW14J57EVM has a single industry standard FMC+ connector that interfaces directly with TI JESD204B ADC and DAC EVMs. The FMC+ carrier connector is compatible with the FMC mezzanine connector. When used with an ADC EVM, high-speed serial data is captured, de-serialized and formatted by an Intel® Arria® 10 FPGA. The data is then stored into an external DDR4 memory bank, enabling the TSW14J57 to store up to 1G 16-bit data samples. To acquire data on a host PC, the FPGA reads the data from memory and transmits it on a high speed 16 bit parallel interface. An onboard high-speed USB 3.0 to parallel converter bridges the FPGA interface to the host PC and GUI.

In pattern generator mode, the TSW14J57 generates desired test patterns for DAC EVMs under test. These patterns are sent from the host PC over the USB interface to the TSW14J57. The FPGA stores the data received into the board DDR4 memory module. The data from memory is then read by the FPGA and transmitted to a DAC EVM across the JESD204B interface connector. The board contains a 100-MHz oscillator used to generate the DDR4 reference clock and a option for a 10-MHz oscillator for general-purpose use. Figure 1 shows the TI TSW14J57 evaluation module.

Figure 1. TSW14J57EVM

The major features of the TSW14J57 are:

- Subclasses: 0 (backward compatible), 1, 2
- Support for deterministic latency
- Serial lanes speeds up to 15 Gbps
- 16 routed transceiver channels
- 16Gb DDR4 SDRAM (split into four independent 256×16, 4Gb SDRAMs). Quarter rate DDR4 controllers supporting up to 1200-MHz operation
- 1G of 16-bit samples of onboard memory
- Supports 1.8- and 2.5-V CMOS IO standard
- General purpose 100-MHz oscillator
- Onboard UCD90120A for power sequencing and monitoring
- Onboard Cypress CYUSB301X USB 3.0 device for JTAG and parallel interface to the FPGA
- Reference clocking for transceivers available through FMC+ port or SMAs
- Supported by TI HSDC PRO software

- FPGA firmware developed with Quartus® Prime 16.1 and QSYS
    - JESD RX IP core with support for:
        - USB and JTAG reconfigurable JESD core parameters: L, M, K, F, HD, S, and more
        - ILA configuration data accessible through USB and JTAG
        - Lane alignment and character replacement enabled or disabled through USB and JTAG
    - JESD TX IP core with support for:
        - USB and JTAG reconfigurable JESD core parameters: L, M, K, F, HD, S, and more
        - ILA data configured through USB and JTAG
        - Character replacement enabled or disabled through USB and JTAG
    - Dynamically reconfigurable transceiver data rate. Operating range from 2 to 15 Gbps

Figure 2 shows a block diagram of the TSW14J57 EVM.

Figure 2. TSW14J57 EVM Block Diagram

2.1 ADC EVM Data Capture

New TI high-speed ADCs and DACs now have high-speed serial data that meets the JESD204B standard. These devices are generally available on an EVM that connects directly to the TSW14J57EVM. The common connector between the EVMs and the TSW14J57EVM is a Samtec high-speed, high-density FMC+ connector (ASP-184329-01) suitable for high-speed differential pairs up to 28 Gbps. A common pinout for the connector across a family of EVMs has been established. At present, the interface between the EVMs and the TSW14J57EVM has defined connections for 29 spare differential LVDS or 58 single-ended CMOS signals, 16 lanes of serial differential data, two device clock pairs, two JESD204B SYSREF and SYNC pairs. The board has a spare SMA interface to the FPGA, 4 spare dip switches, a pushbutton switch, several spare test points routed to the FPGA and 8 status LEDs.

The data format for JESD204B ADCs and DACs is a serialized format, where individual bits of the data are presented on the serial pairs commonly referred to as lanes. Devices designed around the JESD204B spec can have up to 8 lanes for transmitting or receiving data. The firmware in the FPGA on the TSW14J57 is designed to accommodate any of TI's ADC or DAC operating with any number of lanes from 1 to 16.

The GUI loads the FPGA with the appropriate firmware and a specific JESD204B configuration, based on the ADC device selected in the device drop down window. Each ADC device that appears in this window has an initialization file (.ini) associated to it. This .ini file contains JESD information, such as number of lanes, number of converters, octets per frame, and other parameters. This information is loaded into the FPGA registers after the user clicks on the capture button. After the parameters are loaded, synchronization is established between the data converter and FPGA and valid data is then captured into the on-board memory. See the *High-Speed Data Capture Pro GUI Software User's Guide* (SLWU087) under the Technical Documents section and section 2.3 in the guide for more information. Several .ini files are available to allow the user to load pre-determined ADC JESD204B interfaces. For example, if the user selects the ADC called "ADS42JB69_LMF_421", the FPGA will be configured to capture data from the ADS42JB69EVM with the ADC JESD interface configured for 4 lanes, 2 converters, and 1 octet per frame.

The TSW14J57 device can capture up to 1G 16-bit samples at a maximum line rate of 15 Gbps that are stored inside the on-board DDR4 memory. To acquire data on a host PC, the FPGA reads the data from memory and transmits parallel data to the on-board high-speed parallel-to-USB converter.

2.2 DAC EVM Pattern Generator

In pattern generator mode, the TSW14J57EVM generates desired test patterns for DAC EVMs under test. These patterns are sent from the host PC over the USB interface to the TSW14J57. The FPGA stores the data received into the on-board DDR4 memory. The data from the memory is then read by the FPGA, converted to JESD204B serial format, then transmitted to a DAC EVM. The TSW14J57 can generate patterns up to 1G 16-bit samples at a line rate up to 15 Gbps.

The GUI comes with several existing test patterns that can be download immediately. The GUI also has a pattern generation tool that allows the user to generate a custom pattern, then download it to the on-board memory. See the *High-Speed Data Capture Pro Software User's Guide* (SLWU087) for more information. Like the ADC capture mode, the DAC pattern generator mode uses .ini files to load predetermined JESD204B interface information to the FPGA.

3 Hardware Configuration

This section describes the various portions of the TSW14J57EVM hardware.

3.1 Power Connections

The TSW14J57EVM hardware is designed to operate from a single supply voltage of +12 V DC. The power input is controlled by the on and off switch, SW3. Make sure this switch is in the off position before inserting the provided power cable. Insert the connector end of the power cable into J16 of the EVM. Connect the positive red wire end of the power cable to +12 V DC output of a power supply rated for at least 2 Amps. Connect the negative black wire to the RETURN or GND of the power supply. The board can also be powered up by providing +12 V DC to the red test point, TP38, and the return to any black GND test point. As an example, the TSW14J57 draws approximately 0.6 A at power-up and 1.4 A when capturing 4 lanes of data from an ADC34J45 at a line rate of 3.2 Gpbs.

NOTE: The typical power supply range for the TSW14J57EVM is between 10V to 14V with a power consumption of about 14.5W. It is recommended that at least a 2 A rated supply be provided to the TSW14J57EVM due to the current consumption increase when data is being captured by HSDC Pro.

3.2 Switches, Jumpers, and LEDs

3.2.1 Switches and Pushbuttons

The TSW14J57 contains several switches and pushbuttons that enable certain functions on the board. The description of the switches can be found in Table 1.

Table 1. Switch Description of the TSW14J57 Device

Component	Description
SW1	Spare dip switches that are connected to spare FPGA inputs
SW2	Spare pushbutton that are connected to spare FPGA inputs
SW3	Board main power switch
SW4 (CPU RESET)	FPGA hardware reset
SW5	Power monitor U13 reset
SW6 (UCD Reset)	Power monitor U13 reset
SW7	Dip switch to set VAR adjustable step-down output voltage. Default is 1.8V (switches 1,3,4 off, 2 on)

3.2.2 Jumpers

The TSW14J57 contains several jumpers (JP) and solder jumpers (SJP) that enable certain functions on the board. The description of the jumpers can be found in Table 2.

Table 2. Jumper Description of the TSW14J57 Device

Component	Description	Default
SJP1 - SJP3	Sets programming mode for FPGA	2 to 3
SJP4	Power enable to general-purpose, 100-MHz OSC Y3	1 to 2
JP1	Programming mode for USB controller U8A	1 to 2
JP2	Programming mode for USB controller U8A	Open
JP4	Programming mode for USB controller U8A	2 to 3
JP5	Sets VCCIO for Arria® 10	2 to 3

3.3 LEDs

3.3.1 Power and Configuration LEDs

Several LEDs are on the TSW14J57 EVM to indicate the presence of power and the state of the FPGA. The description of these LEDs can be found in Table 3.

Table 3. Power and Configuration LED Description of the TSW14J57 Device

Component	Description
D9	On after FPGA completes configuration
D10	On if VCCRT_1.03V_STAT are within specification
D11	On if VCCpT_1.8V_STAT are within specification
D13	On if VCC_0.95V_STAT are within specification
D14	On if VCCIO_1.8V_STAT are within specification
D15	On if USB_VDD_1.2V_STAT are within specification
D16	On if power monitor device indicates that a power net is out of tolerance
D17	On if VCC_2.5V_STAT are within specification
D18	On if VTTDDR_0.6V_STAT are within specification
D19	On if DDR_VDD_1.2V_STAT are within specification
D21	On if 12V board power is present
D22	On if 3.3V is being provided for the power supply sequencer

3.3.2 Status LEDs

Eight status LEDs on the TSW14J57EVM indicate the status of the FPGA, DDR4, and JESD204B interface:

D1 – Indicates DAC EVM established SYNC with the TSW14J57 device when off

D2 – Indicates presence of device clock from DAC EVM when blinking

D3 – Indicates ADC EVM established SYNC with the TSW14J57 device when off

D4 – Indicates presence of device clock from ADC EVM when blinking

D5 – Not used

D6 – DDR4 initialization and calibration complete when off

D7 – DDR4 ready when off

D8 – DDR4 pass calibration and initialization if on

3.3.3 Connectors

3.3.3.1 SMA Connectors

The TSW14J57 has 5 SMA connectors. The connectors are defined below:

J13	TRIG_IN	Adjustable level CMOS trigger input. Default level is 1.8 V
J14	TRIG_OUT_A	Adjustable level CMOS trigger output. Default level is 1.8 V
J15	TRIG_OUT_B/EXT_GBTCLK	Adjustable level CMOS trigger output. Default level is 1.8 V
J12	TRIG_OUT_C/EXT_SYSREF	Adjustable level CMOS trigger output. Default level is 1.8 V
J17	Spare	Spare

> **NOTE:** TRIG_OUT_A, TRIG_OUT_B, TRIG_OUT_C SMAs are used to provide a SYNC signal. The cables of each trigger signal should have equal length to ensure the trigger signal arrives at the same time for all boards. TRIG_OUT_B and TRIG_OUT_C are multifunctional SMA connectors. TRIG_OUT_B and TRIG_OUT_C can be used to provide a primary reference clock or SYSREF signal by making adjustments to the 0Ω resistors on the signal path.

3.3.3.2 FPGA Mezzanine Card (FMC+) Connector

The TSW14J57 EVM has one connector to allow for the direct plug in of TI JESD204B serial interface ADC and DAC EVMs. The specifications for this connector are mostly derived from the ANSI/VITA 57.4 FPGA Mezzanine Card (FMC+) Standard. This standard describes the compliance requirements for a low-overhead protocol bridge between the IO of a mezzanine card and an FPGA processing device on a carrier card. This specification is being used by FPGA vendors on their development platforms.

The FMC+ connector, J2, provides the interface between the TSW14J57EVM and the ADC or DAC EVM under test. This 560-pin Samtec high-speed, high-density connector (part number ASP-184329-01) is suitable for high-speed differential pairs up to 28 Gbps.

In addition to the JESD204B standard signals, several CMOS single-ended signals and LVDS differential signals are connected between the FMC+ and FPGA. In the future, these signals may allow the HSDC Pro GUI to control the SPI serial programming of ADC and DAC EVMs that support this feature. The connector pinout description is shown in Table 4.

Table 4. FMC+ Connector Description of the TSW14J57

FMC+ Signal Name	FMC+ Pin	Standard JESD204 Application Mapping	Description
RX0_P/N	C6 and C7	Lane 0± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX1_P/N	A2 and A3	Lane 1± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX2_P/N	A6 and A7	Lane 2± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX3_P/N	A10 and A11	Lane 3± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX4_P/N	A14 and A15	Lane 4± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX5_P/N	A18 and A19	Lane 5± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX6_P/N	B16 and B17	Lane 6± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX7_P/N	B12 and B13	Lane 7± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX8_P/N	B8 and B9	Lane 8± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX9_P/N	B4 and B5	Lane 9± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX10_P/N	Y10 and Y11	Lane 10± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX11_P/N	Z12 and Z13	Lane 11± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX12_P/N	Y14 and Y15	Lane 12± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX13_P/N	Z16 and Z17	Lane 13± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX14_P/N	Y18 and Y19	Lane 14± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier
RX15_P/N	Y22 and Y23	Lane 15± (M → C)	JESD Serial data transmitted from mezzanine and received by carrier

Table 4. FMC+ Connector Description of the TSW14J57 (continued)

FMC+ Signal Name	FMC+ Pin	Standard JESD204 Application Mapping	Description
TX0_P/N	C2 and C3	Lane 0± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX1_P/N	A22 and A23	Lane 1± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX2_P/N	A26 and A27	Lane 2± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX3_P/N	A30 and A31	Lane 3± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX4_P/N	A34 and A35	Lane 4± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX5_P/N	A38 and A39	Lane 5± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX6_P/N	B36 and B37	Lane 6± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX7_P/N	B32 and B33	Lane 7± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX8_P/N	B28 and B29	Lane 8± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX9_P/N	B24 and B25	Lane 9± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX10_P/N	Z24 and Z25	Lane 10± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX11_P/N	Y26 and Y27	Lane 11± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX12_P/N	Z28 and Z29	Lane 12± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX13_P/N	Y30 and Y31	Lane 13± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX14_P/N	Z8 and Z9	Lane 14± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
TX15_P/N	Y6 and Y7	Lane 15± (C → M)	JESD Serial data transmitted from carrier and received by mezzanine
GBTCLK0_M2C_P/N	D4 and D5	DEVCLKA± (M → C)	Primary carrier-bound reference clock required for FPGA giga-bit transceivers. Equivalent to device clock.
GBTCLK1_M2C_P/N	B20 and B21	Alt. DEVCLKA± (M → C)	Alternate Primary Carrier-bound reference clock required for FPGA giga-bit transceivers. For use when DEVCLKA (M → C) is not available
GBTCLK5_M2C_P/N	Z20 and Z21	Alt. DEVCLKA+ (M → C)	Alternate Primary Carrier-bound reference clock required for FPGA giga-bit transceivers. For use when DEVCLKA (M → C) is not available
Device Clock, SYSREF, and SYNC			
CLK_LA0_P/N	G6 and G7	DEVCLKB± (M → C)	Secondary carrier-bound device clock. Used for special FPGA functions such as sampling SYSREF
LA01_P/N_CC	D8 and D9	DEVCLK± (C → M)	Mezzanine-bound device clock. Used for low noise conversion clock
SYSREF_P/N	G9 and G10	SYSREF± (M → C)	Carrier-bound SYSREF signal
LA05_P/N	D11 and D12	SYSREF± (C → M)	Mezzanine-bound SYSREF signal
RX_SYNC_P/N	G12 and G13	SYNC± (C → M)	ADC mezzanine-bound SYNC signal for use in class 0/1/2 JESD204 systems
TX_SYNC_P/N	F10 and F11	DAC SYNC± (M → C)	Carrier-bound SYNC signal for use in class 0/1/2 JESD204 systems
TX_ALT_SYNC_P/N	F19 and F20	Alt. DAC SYNC± (M → C)	Alternate carrier-bound SYNC signal for use in class 0/1/2 JESD204B systems
RX_ALT_SYNC_P/N	H31 and H32	Alt. SYNC± (C → M)	Alternate ADC mezzanine-bound SYNC signal. For use when SYNC (C → M) is not available

Table 4. FMC+ Connector Description of the TSW14J57 (continued)

FMC+ Signal Name	FMC+ Pin	Standard JESD204 Application Mapping	Description
SYNC	K22	DAC SYNC (M → C)	Carrier-bound CMOS-level SYNC signal for use in class 0/1/2 JESD204 systems
Special Purpose I/O			
PG_M2C_A	F1		Power good from mezzanine to carrier
CLK0_M2C_P/N	H4 and H5		GPIO clock
CLK1_M2C_P/N	G2 and G3		GPIO clock

All other signals not mentioned in Table 4 can be used as general purpose I/O, either as single-ended signals or differential pairs. The ANSI/VITA 57.4 standard assigns voltages to certain pins. These are labeled as 12V, 3P3V, and VADJ nets on the connector page of the schematic. On the TSW14J57, these pins are connected to test points to allow the user to provide voltages at these pin locations.

3.3.3.3 JTAG Connectors

The TSW14J57EVM includes three industry-standard JTAG connectors; one that connects to the JTAG ports of the FPGA, one that connects to the JTAG pins of the Cypress FX3 USB Contoller and the other that connects to the programming pins of the power monitor/sequencer device. Jumpers on the TSW14J57EVM allow for the FPGA to be programmed from the JTAG connector or the USB interface. JTAG connectors J3 and J7 are to be used for troubleshooting only. The board default setup is with the FPGA JTAG pins connected to JTAG connector J3. The FPGA can be programmed using this connector if the MSEL inputs are set to the proper logic levels. These are set by solder jumpers SJP1-3. Consult the Intel® PSG data sheet for more information regarding JTAG programming. The FPGA also has the parallel programming inputs connected to the USB 3.0 controller. With SJP1-3 in the default postions, this allows the FPGA to be programmed by the HSDC Pro software GUI. Every time the TSW14J57EVM is powered-down, the FPGA configuration is removed. The user must program the FPGA through the GUI after every time the board is powered-up. This device is programmed at power-up using the factory pre-programmed flash device U10. JTAG connector J7 is used to program the TI UCD90120A power monitor/sequencer device. This device is pre-programmed at the factory and this interface should only be used for troubleshooting.

3.3.3.4 USB I/O Connection

Control of the TSW14J57EVM is through USB 3.0 connector J4. This provides the interface between HSDC Pro GUI running on a PC using the Microsoft® Windows® operating system and the FPGA. For the computer, the drivers needed to access the USB port are included on the HSDC Pro GUI installation software that can be downloaded from the web. The drivers are automatically installed during the installation process. On the TSW14J57EVM, the USB port is used to identify the type and serial number of the EVM under test, load the desired FPGA configuration file, capture data from ADC EVMs, and send test pattern data to the DAC EVMs.

4 Software Start-Up

4.1 Installation Instructions

- Download the latest version of the HSDC Pro GUI to a local location on a host PC. This can be found on the TI website by entering "HIGH SPEED DATA CONVERTER PRO GUI INSTALLER".
- Unzipping the software package will generate a folder called "High Speed Data Converter Pro - Installer vx.xx.exe", where x.xx is the version number. Run this program to start the installation.
- Make sure to disconnect all USB cables from any TSW14xxx boards before installing the software.
- Follow the on-screen instructions during installation.
- Click on the "Install" button. A new window opens. Click the "Next" button.
- Accept the License Agreement. Click on the "Next" button to start the installation. After the installer has finished, click the "Next" button one last time.
- The installation is now complete. The GUI executable and associated files will reside in the following directory:
  C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro.
- Power up the TSW14J57 under test.
- To start the GUI, click on the file called "High Speed Data Converter Pro.exe", located under C:\Program Files\Texas Instruments\High Speed Data Converter Pro.

NOTE: If an older version of the GUI has already been installed, make sure to uninstall it before loading a newer version. If the GUI detects that a newer version of the GUI is available online (http://www.ti.com/tool/DATACONVERTERPRO-SW), it will assist the user with downloading the latest version from the TI website. The GUI automatically interrogates the product website for latest version every seven days but the latest version check can also be manually invoked through use of the pull-down menu Help->Check for updates.

NOTE: When new TI high speed data converter EVMs or JESD204B interface modes become available that are not currently supported by the latest release of HSDC Pro GUI, the HSDCProv_xpxx_Patch_setup executable, available on the TI website under the High Speed Data Converter Pro Software product folder (http://www.ti.com/tool/DATACONVERTERPRO-SW), will allow the user to add these to the GUI device list. After the patch has been downloaded, follow the on-screen instructions to run the patch. The software displays the files that will be added. After running the patch, open HSDC Pro and the new parts and modes will appear in the ADC and DAC device drop-down selection box. The patch is always specific to a core GUI version and will not work for a GUI version for which the patch was not explicitly created.

4.2 USB Interface and Drivers

- Connect a USB 3.0 cable between J4 of the TSW14J57EVM and a host PC.
- Connect the provided power cable between the EVM and a +12 VDC source. LED D21 should turn green now.
- Set SW3 to ON. LEDs D10, D11, D13-D15 and D17-D19 should all turn blue now, as seen in Figure 3.

Figure 3. Power Indicator LEDs

Click on the High-Speed Data Converter Pro icon that was created on the desktop panel, or go to C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro and double click on the executable called "High Speed Data Converter Pro.exe" to start the GUI.

The GUI first attempts to connect to the EVM USB interface. If the GUI identifies a valid board serial number, a pop-up opens displaying this value, as shown in Figure 4. The user can connect several TSW14J57 EVMs to one host PC, but the GUI can only connect to one at a time. When multiple boards are connected to the PC, the pop-up displays all of the serial numbers found. The user then selects which board to associate the GUI with.

Figure 4. TSW14J57EVM Serial Number

Click "OK" to connect the GUI to the board. The top level GUI opens and appears as shown in Figure 5.

Figure 5. High-Speed Data Converter Pro GUI Top Level

If the message "No Board Connected" opens, double check the USB cable connections and that power switch SW3 is in the on position. Remove the USB cable from the board then re-install. Click on the "Instrument Option" tab at the top left of the GUI and selecting "Connect to the Board". If this still does not correct this issue, check the status of the host USB port.

When the software is installed and the USB cable is connected to the TSW14J57EVM and the PC, the TSW14J57 USB 3.0 converter should be located in the Hardware Device Manager under the universal serial bus controllers as shown in Figure 6 labeled as Cypress FX3 USB Streamer Example Device. When the USB 3.0 cable is removed, this driver will no longer be visible in the device manager. If the drivers are present in the device manager window and the software still does not connect, remove the USB 3.0 cable from the board then reconnect. Attempt to connect to the board. If the problem still exists, cycle power to the board and repeat the prior steps.

Figure 6. Hardware Device Manager

5 Downloading Firmware

The TSW14J57EVM has an Intel® PSG Arria® 10 device that requires firmware to be downloaded every time power is cycled to operate. The firmware files needed are special .rbf formatted files that are provided with the software package. The files used by the GUI currently reside in the directory called C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro\14J57 Details\Firmware.

To load a firmware, after the GUI has established connection, click the "Select ADC" window in the top left of the GUI and select the device to evaluate, for example, ADC34J45_LMF_422, as shown in Figure 7.

The GUI prompts the user to update the firmware for the ADC. Click "Yes". The GUI will display the message "Downloading Firmware, Please Wait". The software now loads the firmware from the PC to the FPGA, a process that takes about 3 seconds. Once completed, the GUI reports an Interface Type in the lower right corner and LEDs D1, D3, D5-D9 should all turn green, as seen in Figure 8. When data is captured LED D4 will start to blink if an ADC is connected; otherwise, LED D2 will blink if a DAC is connected.

Figure 7. Select ADC Firmware to be Loaded

Figure 8. Status LEDs

For information regarding the use of the TSW14J57EVM with a TI ADC or DAC JESD204B serial interface EVM, consult the *High-Speed Data Converter Pro GUI User's Guide* (SLWU087) and the individual EVM User's Guide, available on www.ti.com.

If the message appears as shown in Figure 9, verify that all jumpers are in the default position and all power status LEDs are illuminated. If certain jumpers are not installed in the proper location, the USB 3.0 Controller will not boot from flash memory. If any power status LED is off, there may be a problem with a power supply on the board, which can prevent the firmware from downloading. Unplug and re-install the USB connector and try to connect to the board. If this fails, cycle the power switch to re-initialize the power-up sequencer to try to correct this problem.

Figure 9. Download Firmware Error Message

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.

   1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software

   1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.

2 *Limited Warranty and Related Remedies/Disclaimers*:

   2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.

   2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.

   2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

3 *Regulatory Notices:*

   3.1 *United States*

      3.1.1 *Notice applicable to EVMs not FCC-Approved:*

      FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

      3.1.2 *For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:*

      CAUTION

      This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

      Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

      FCC Interference Statement for Class A EVM devices

      NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- *Reorient or relocate the receiving antenna.*
- *Increase the separation between the equipment and receiver.*
- *Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.*
- *Consult the dealer or an experienced radio/TV technician for help.*

3.2 *Canada*

3.2.1 *For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247*

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

3.3 *Japan*

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,

2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or

3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・インスツルメンツ株式会社

東京都新宿区西新宿６丁目２４番１号

西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page

3.4 *European Union*

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive)*:

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

4 *EVM Use Restrictions and Warnings:*

4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.

4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.

4.3 *Safety-Related Warnings and Restrictions:*

4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.

4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.

4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

6. *Disclaimers:*

   6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.

   6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.

7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. *Limitations on Damages and Liability:*

   8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

   8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.