

PMP30168RevB Test Results


1	Startup	2
2	Shutdown	2
3	Efficiency	3
4	Load Regulation	4
5	Output Ripple Voltage	5
6	Input Ripple Voltage	6
7	Control Loop Frequency Response	7
8	Miscellaneous Waveforms	9
8.1	Interleaving	9
8.2	Switch Nodes	10
8.3	High Side FET Q1	11
8.4	High Side FET Q3	11
8.5	Low Side FET Q2	12
8.6	Low Side FET Q4	12
9	Load Transient Response	8
10	Thermal Image	13

Topology: Synchronous Two Phase Interleaved Buck Converter

Device: LM5119

Unless otherwise mentioned the output current was set to 20A (with electronic load) at 14 volt output, and the input voltage set at 28V; measurements done w/ convectional cooling

Design has been tested here w/ inductors Vishay IHLP8787 for best efficiency, so dimensions of power stage are 85mm x 65mm:



1 Startup

The startup waveform is shown in Figure 1, soft start 8ms. **UVLO: ON at 21.9Vin / OFF at 17.1Vin**




Figure 1

2 Shutdown

The shutdown waveform is shown in Figure 2.




Figure 2

3 Efficiency

The efficiency and the power losses are shown in the Figure 3 below, max. load 20Amps/280W
 The measurements have been conducted for the pure power stage, without input filter and output current measurement shunt. Efficiency curve is flat, **in between 6A to 20A >97% efficiency**:




Figure 3 – Efficiency measurement of pure power stage

4 Load Regulation

The load regulation of the output is shown in Figure 4 below, **deviation 2mV**.




Figure 4 – Efficiency

5 Output Ripple Voltage

The output ripple voltage is shown in Figure 5, ripple <math><10\text{mVpp}</math>, noise around 20mVpp.




Figure 5

6 Input Ripple Voltage

The filtered input ripple voltage is shown in Figure 6, and the unfiltered input ripple voltage is shown in Figure 7 – **input filter reduces reflected noise 600mVpp to 20mVpp**.




Figure 6




Figure 7

7 Control Loop Frequency Response

Figure 8 shows the loop response at full load current of 20A and nominal input voltage of 28V. Dynamic performance has been squeezed to max. capability of error amplifier:




Figure 8

Bandwidth (kHz)	18.15
Phase margin	66.35°
slope (20dB/decade)	-1.15

Table 1

8 Load Transient Response

The load transient response from a load step from 10A to 20A is shown in Figure 9.




Figure 9

The deviation for 50% load step is around 150mVpk, so voltage drop is slightly above 1%.

9 Miscellaneous Waveforms

9.1 Interleaving

Figure 10 shows the interleaving of the two power stages, measured with standard probes.




Figure 10

180 degrees phase shift between phase A and phase B, F_{sw} 297kHz

9.2 Switch Nodes

Figure 11 shows the two switch nodes in the moment where Q1 is turning off and Q3 is turning on.




Figure 11

9.3 High Side FET Q1

The gate voltage waveform of high side FET Q1 (gate-source) is shown in Figure 12.




Figure 12

9.4 High Side FET Q3

The gate voltage waveform of high side FET Q3 (gate-source) is shown in Figure 13.




Figure 13

9.5 Low Side FET Q2

The gate voltage waveform of low side FET Q2 (gate-source) is shown in Figure 14.




Figure 14

9.6 Low Side FET Q4

The gate voltage waveform of low side FET Q4 (gate-source) is shown in Figure 15.




Figure 15

10 Thermal Image

Figure 16 shows the thermal image with 20A output current (NO forced cooling!); Board under full load for >30mins before measurement:




Figure 16

Name	Temperature
R18	74.6°C
R20	76.9°C
Q3	66.1°C
Q1	65.8°C
Q2	69.5°C
Q4	70.9°C
R38	70.6°C
R34	70.8°C

After the photo (Figure 16) the board was turned to bottom side up and a second photo was taken.




Figure 17

Name	Temperature
U1	65.5°C
D6	65.3°C
Q4 (from below)	68.8°C
Q2 (from below)	67.0°C

*Though full load efficiency is around 97%, power losses are more than 8W.
Output power is 280W on 85mm x 65mm !*

11 Output Current Measurement

To test the output current measurement feature, the current was increased in steps of 2A and the current sense voltage of the INA198 was measured. Figure 18 shows the measurement voltage in relationship to the output current. Table 2 lists the measured values.

Shunt resistor 1 milliOhm, gain INA198 is 100 – a certain DCDC offset could be measured; due to temperature DC offset is nonlinear at currents >10A (10A: 100mW...20A: 400mW):





Figure 18

Output Current [A]	INA198 Voltage [mV]
0.00	88.5
2.03	296.3
4.04	498.8
6.03	696.6
8.04	893.3
10.03	1108.0
12.03	1323.4
14.02	1540.7
16.03	1756.0
18.02	1971.8
20.03	2190.7

Table 2



INA198 offset, Datasheet pg. 19

PMP30168RevB Test Results

For Feasibility Evaluation Only, in Laboratory/Development Environments. The reference design is not a complete product. It is intended solely for use for preliminary feasibility evaluation in laboratory / development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical / mechanical components, systems and subsystems. It should not be used as all or part of a production unit.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the reference design for evaluation, testing and other purposes.
2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the reference design. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the reference design and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
3. Since the REFERENCE DESIGN is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the reference design will not result in any property damage, injury or death, even if the REFERENCE DESIGN should fail to perform as described or expected.

Certain Instructions. Exceeding the specified reference design ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the reference design and/or interface electronics. Please consult the reference design User's Guide prior to connecting any load to the reference design output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output ranges are maintained at nominal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the reference design schematic. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the reference design that is not in accordance with the terms of this agreement. This obligation shall apply whether Claims arise under the law of tort or contract or any other legal theory, and even if the reference design fails to perform as described or expected.

Safety-Critical or Life-Critical Applications. If you intend to evaluate TI components for possible use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such

12/09/16

PMP30168RevB Test Results



intent and enter into a separate Assurance and Indemnity Agreement.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated