

[Sample &](http://www.ti.com.cn/product/cn/TAS2552?dcmp=dsproject&hqs=sandbuy&#samplebuy)  $\frac{1}{2}$  Buy



#### **[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552)**

ZHCSC43B –JANUARY 2014–REVISED APRIL 2015

# **TAS2552 4.0W D** 类单声道音频放大器,支持 **G** 类升压和扬声器感测

**Technical** [Documents](http://www.ti.com.cn/product/cn/TAS2552?dcmp=dsproject&hqs=td&#doctype2)

## <span id="page-0-0"></span>**1** 特性 **3** 说明

- 
- 
- 额定功率下,效率达到 85% 息的数字流。
- I2S,左侧对齐,右侧对齐,数字信号处理器
- 
- -
- -
	- 测量 VBAT 和 VBOOST 电压
- 内置自动增益控制 (AGC) +24dB 之间 (步长 1dB)。
	-
- 
- -
	-
	-
- 过热和短路保护 きょうしゃ しょうしゃ おおし ぶんしゅう ぶんしゅう
- 用于寄存器控制的 I<sup>2</sup>C 接口
- 使用两个 TAS2552 的立体声配置 スタイト アンチャング かんこう かいしゃ 器件信息
	-
- 晶圆级芯片封装 (WCSP)

# <span id="page-0-1"></span>**2** 应用范围

- 移动电话
- 便携式导航设备 (PND)
- 便携式音频底座
- 平板电脑
- 游戏设备

**7** Tools & **[Software](http://www.ti.com.cn/product/cn/TAS2552?dcmp=dsproject&hqs=sw&#desKit)** 

模拟或数字输入单声道升压 D 类放大器 TAS2552 是一款高效 D 类音频功率放大器, 此放大器 为 8Ω 负载提供 4.0 W 功率, 供电方式为 4.2 V 具有高级电池电流管理功能和集成 G 类升压转换器。 电源(1% 总谐波失真 (THD) + N) <br>此器件持续测量负载上的电流和电压,并且提供此类信

Support & **[Community](http://www.ti.com.cn/product/cn/TAS2552?dcmp=dsproject&hqs=support&#community)** 

 $22$ 

120,江网为开,沿网为开,数于眉;是星盘<br>(DSP),脉冲密度调制 (PDM),以及时分复用 G 类升压转换器生成 D 类放大器电源轨。 低 D 类输 (TDM) 输入和输出接口 出功率期间,此升压转换器通过使 VBAT 无效并将其 输入采样速率从 8kHz 至 192kHz 直接接至 D 类放大器电源来提升效率。 当需要高功率 高效 G 类升压转换器 音频时, 升压转换器快速激活, 以提供比直接接至电池 – 自动调节 <sup>D</sup> 类电源 的单独放大器高很多的音频。

内置扬声器感测 AGC 自动调节 D 类增益, 以减少充电结束电压上的电 - 测量扬声器电流和电压 2000 2000 2000 2000 2000 池电流,从而防止输出削波、失真和早期系统关断。 通过 PC 调节固定增益。 增益范围介于 -7dB 至

– 限制电池流耗 除了差分单声道模拟输入,TAS2552 具有使用数字输 • 可调 <sup>D</sup> 类开关边缘速率控制 入的内置 <sup>16</sup> 位数模 (D/A) 转换器。 <sup>将</sup> D/A 转换器从 电磁<br>- 升压输入: 3.0V至5.5V<br>- 分压输入: 3.0V至5.5V – 升压输入:3.0V <sup>至</sup> 5.5V 统成本提供更佳的动态性能。 此外,由于印刷电路板 ——侠政: 1.05v 至 1.95v<br>- 数字 I/O: 1.5V 至 3.6V (PCB) 传输的是数字信号而非模拟信号,所以系统级 上对于外部干扰(例如 GSM 帧速率噪声)的敏感度被





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44 intellectual property matters and other important disclaimers. PRODUCTION DATA.** 



ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



11.2 静电放电警告... [53](#page-52-2) 7.2 Functional Block Diagram ....................................... [13](#page-12-2) 11.3 术语表 ... [53](#page-52-3) 7.3 Feature Description... [14](#page-13-0) 7.4 Device Functional Modes.. [20](#page-19-0) **12** 机械、封装和可订购信息....................................... [54](#page-53-0)

# <span id="page-1-0"></span>**4** 修订历史记录



### **Changes from Original (January 2014) to Revision A Page**



#### **EXAS ISTRUMENTS**







# <span id="page-2-0"></span>**5 Pin Configuration and Functions**



**30-Ball WCSP**

#### **Pin Functions**



<span id="page-2-1"></span>(1) Wait a minimum of 1ms after EN is pulled high or DEV\_RESET is issued before accessing the control interface. EN=low will erase the TAS2552 device configuration. The TAS2552 device must be configured (see [Initialization\)](#page-47-0) after EN=high.

XAS **STRUMENTS** 

# **Pin Functions (continued)**



# <span id="page-3-0"></span>**6 Specifications**

## <span id="page-3-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature range,  $T_A = 25^{\circ}$ C (unless otherwise noted)



### <span id="page-3-2"></span>**6.2 Handling Ratings**



# <span id="page-3-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



## <span id="page-3-4"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/cn/lit/pdf/spra953)



### <span id="page-4-0"></span>**6.5 Electrical Characteristics**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0, Gain = 15 dB, ERC = 14 ns,  $\mathsf{R}_{\mathsf{L}}$  = 8  $\Omega$  + 33  $\mu$ H, 48 kHz sample rate for digital input, ILIM = 2.5 A (unless otherwise noted)





# **Electrical Characteristics (**接下页**)**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0, Gain = 15 dB, ERC = 14 ns, R<sub>L</sub> = 8  $\Omega$  + 33 µH, 48 kHz sample rate for digital input, ILIM = 2.5 A (unless otherwise noted)





# **Electrical Characteristics (**接下页**)**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0, Gain = 15 dB, ERC = 14 ns, R<sub>L</sub> = 8 Ω + 33 µH, 48 kHz sample rate for digital input, ILIM = 2.5 A (unless otherwise noted)



<span id="page-6-0"></span>(1) VBAT must be  $\geq$  2.45 V to guarantee that the device is not reset.

**[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552)** ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

# **STRUMENTS**

XAS

# <span id="page-7-0"></span>**6.6 Timing Requirements/Timing Diagrams**

For I <sup>2</sup>C interface signals over recommended operating conditions (unless otherwise noted). **Note:** All timing specifications are measured at characterization but not tested at final test.





# 图 **1. SCL and SDA Timing**



图 **2. Start and Stop Conditions Timing**



#### **6.7 Typical Characteristics**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0,  $R_L$  = 8  $\Omega$  + 33 µH (unless otherwise noted).

<span id="page-8-0"></span>

# **Typical Characteristics (**接下页**)**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0,  $R_L$  = 8  $\Omega$  + 33 µH (unless otherwise noted).





# **Typical Characteristics (**接下页**)**



**[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552)** ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



# **Typical Characteristics (**接下页**)**

VBAT = 3.6 V, AVDD = IOVDD = 1.8 V, EN = IOVDD, SWS = 0,  $R_L$  = 8  $\Omega$  + 33 µH (unless otherwise noted).





# <span id="page-12-0"></span>**7 Detailed Description**

## <span id="page-12-1"></span>**7.1 Overview**

The TAS2552 is a high efficiency Class-D audio power amplifier with advanced battery current management and an integrated Class-G boost converter. The TAS2552 provides real-time output current and voltage information to the host processor via the I<sup>2</sup>S, LJF, RJF, TDM, DSP, or PDM interface. This output current and voltage information is useful for speaker protection and sound enhancement algorithms, allowing the host to track the speaker impedance and to enable usage of lower-cost, wider tolerance speakers reliably pushed to their rated output power and beyond.

When auto-passthrough mode is enabled, the Class-G boost converter generates the Class-D amplifier supply rail. During low Class-D output power, the boost improves efficiency by deactivating and connecting VBAT directly to the Class-D amplifier supply. When high power audio is required, the boost quickly activates to provide significantly louder audio than a stand-alone amplifier connected directly to the battery.

The battery monitor and AGC work together in the Battery Tracking AGC to automatically adjust the Class-D gain to reduce battery current at end-of-charge voltage levels, preventing output clipping, distortion and early system shutdown. The fixed gain is adjustable via l<sup>2</sup>C. The gain range is -7 dB to +24 dB in 1 dB steps.

In addition to a differential mono analog input, the TAS2552 has built-in a 16-bit D/A converter used with a digital input. The digital audio interface supports <sup>[2</sup>S, Left-Justified, Right-Justified, DSP, PDM and TDM modes. Moving the D/A converter from the digital host processor into the integrated amplifier process provides better dynamic performance at lower system cost. Additionally, since the PCB routing is digital rather than analog, sensitivity to external perturbations such as GSM frame-rate noise is decreased at the system level.

Stereo configuration can be achieved with two TAS2552s by using the ADDR terminal to address each TAS2552 seperately. Set ADDR to ground to configure the device for I<sup>2</sup>C address 0x40 (7-bit). Set ADDR to IOVDD for I<sup>2</sup>C address 0x41 (7-bit). Refer to the General I<sup>2</sup>C Operation section for more details.

<span id="page-12-2"></span>

# **7.2 Functional Block Diagram**



### <span id="page-13-0"></span>**7.3 Feature Description**

#### <span id="page-13-2"></span>**7.3.1 General I <sup>2</sup>C Operation**

The TAS2552 operates as an I<sup>2</sup>C slave over the IOVDD voltage range. It is adjustable to one of two I<sup>2</sup>C addresses. This allows two TAS2552 devices in a system to connect to the same I<sup>2</sup>C bus.

Set the ADDR terminal to ground to assign the device I<sup>2</sup>C address to 0x40 (7-bit). This is equivalent to 0x80 (8bit) for writing and 0x81 (8-bit) for reading.

Set ADDR to IOVDD for I<sup>2</sup>C address 0x41 (7-bit). This is equivalent to 0x82 (8-bit) for writing and 0x83 (8-bit) for reading.

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially, one bit at a time. The address and data 8-bit bytes are transferred mostsignificant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period.  $\mathbb{R}$  [22](#page-13-1) shows a typical sequence.

The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS2552 holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bi-directional bus using a wired-AND connection.

Use external pull-up resistors for the SDA and SCL signals to set the logic-high level for the bus. Use pull-up resistors between 660 Ω and 4.7 kΩ. Do not allow the SDA and SCL voltages to exceed the TAS2552 supply voltage, IOVDD.



### 图 **22. Typical I <sup>2</sup>C Sequence**

<span id="page-13-1"></span>There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. 图 [22](#page-13-1) shows a generic data transfer sequence.

#### **7.3.2 Single-Byte and Multiple-Byte Transfers**

The serial control interface supports both single-byte and multiple-byte read/write operations for all registers. During multiple-byte read operations, the TAS2552 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The TAS2552 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has taken place. For I2C sequential write transactions, the register issued then serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are written.



#### **Feature Description (**接下页**)**

#### **7.3.3 Single-Byte Write**

As shown in  $\boxtimes$  [23,](#page-14-0) a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write-data transfer, the read/write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TAS2552 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the TAS2552 internal memory address being accessed. After receiving the register byte, the TAS2552 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.



图 **23. Single-Byte Write Transfer**

#### <span id="page-14-0"></span>**7.3.4 Multiple-Byte Write and Incremental Multiple-Byte Write**

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the TAS2552 as shown in  $\frac{18}{12}$  [24.](#page-14-1) After receiving each data byte, the TAS2552 responds with an acknowledge bit.





#### <span id="page-14-1"></span>**7.3.5 Single-Byte Read**

As shown in  $\boxtimes$  [25](#page-14-2), a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TAS2552 address and the read/write bit, the TAS2552 responds with an acknowledge bit. The master then sends the internal memory address byte, after which the TAS2552 issues an acknowledge bit. The master device transmits another start condition followed by the TAS2552 address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the TAS2552 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.

The device address is 0x40 (7-bit). This is equivalent to 0x81 (8-bit) for reading.

<span id="page-14-2"></span>

**FXAS NSTRUMENTS** 

(1)

#### **Feature Description (**接下页**)**

#### **7.3.6 Multiple-Byte Read**

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS2552 to the master device as shown in  $\sqrt{8}$  [26](#page-15-0). With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.



图 **26. Multiple-Byte Read Transfer**

#### <span id="page-15-0"></span>**7.3.7 PLL**

The TAS2552 has an on-chip PLL to generate the clock frequency for the audio DAC and I-V sensing ADCs. The programmability of the PLL allows operation from a wide variety of clocks that may be available in the system.

The PLL input supports clocks varying from 512 kHz to 24.576 MHz and is register programmable to enable generation of required sampling rates with fine resolution. Set Register 0x02,  $D(3) = 1$  to activate the PLL. When the PLL is enabled, the PLL output clock PLL\_CLK is:

$$
PLL\_CLK = \frac{0.5 \times PLL\_CLKIN \times J.D}{2^{P}}
$$

 $J = 4, 5, 6, \ldots 96$  $D = 0, 1, 2, ...$  9999  $P = 0.1$ 

2<sup>P</sup><br>  $\cdot$  96<br>  $\cdot$  9999<br>  $\cdot$  P such that PLL<br>  $\cdot$  The default value<br>  $\cdot$  The default value<br>  $\cdot$  The default value<br>  $\cdot$  The BCLK, are<br>  $\cdot$  an option to use<br>  $\cdot$  an option to use<br>  $\cdot$  an option to use<br>  $\cdot$  an opti Choose J, D, P such that PLL\_CLK = 22.5792 MHz (44.1ksps sampling rate) or 24.5760 MHz (48ksps sampling rate). Program variable J in Register 0x08, D(6:0). Program variable D in Register 0x09, D(5:0) and Register 0x0A, D(7:0). The default value for D is 0. Program variable P in Register 0x08, D(7). The default value for P is 0.

Register 0x01, D(5:4) sets the PLL\_CLKIN input to MCLK, BCLK, or IVCLKIN. Set Register 0x01, D(5:4) = 00 to use MCLK, 01 to use BCLK, and 10 to use IVCLKIN.

There is also an option to use a 1.8 MHz internal oscillator for PLL\_CLKIN. This is useful for systems using the analog inputs and the I-V sense data returning to a host processor via PDM mode interface. Set Register 0x01,  $D(5:4) = 11$  to use the 1.8 MHz internal oscillator.

To bypass the PLL, set Register 0x09,  $D(7) = 1$ . Deactivate the PLL by setting Register 0x02,  $D(3) = 0$ .

When the PLL is enabled, the following conditions must be satisfied:

If  $D = 0$ , the PLL clock input (PLL CLKIN) must satisfy:

$$
512 \text{ kHz} \leq \frac{PLL\_CLKIN}{2^P} \leq 12.288 \text{ MHz}
$$

1.1 MHz  $\leq \frac{PLL\_CLKIN}{2^P} \leq 9.2$  MHz 2  $\begin{array}{ll} \mathsf{P} & \mathsf{P} \ \mathsf{P} & \mathsf{P} \end{array}$  he PLL\_CLKIN  $\leq$ If  $D \neq 0$ , the PLL clock input (PLL\_CLKIN) must satisfy:

图 [27](#page-16-0) shows the clock distribution tree and the registers required to set the audio input DAC and the I-V sense ADC.



## **Feature Description (**接下页**)**



图 **27. Clock Distribution Tree**

#### <span id="page-16-0"></span>**7.3.8 Gain Settings**

The TAS2552 has one gain register for both analog input and digital input (DAC output) gain. A mux selects only one of these inputs for the Class-D speaker amplifier. The analog and digital inputs cannot be mixed together.

The full-scale DAC output voltage is the same as the maximum analog input voltage (for less than 1% THD): 1  $V_{RMS}$ , or 1.4  $V_{PEAK}$ .



#### 表 **1. TAS2552 Gain Table**

### **7.3.9 Class-D Edge Rate Control**

<span id="page-17-0"></span>The edge rate of the Class-D output is controllable via an I<sup>2</sup>C register. This allows users the ability to adjust the switching edge rate of the Class-D amplifier, trading off some efficiency for lower EMI. [表](#page-17-0) 2 lists the typical edge rates.



#### 表 **2. Class-D Edge Rate Control**



#### <span id="page-18-0"></span>**7.3.10 Battery Tracking AGC**

The TAS2552 monitors battery voltage and the audio signal to automatically decrease gain when the battery voltage is low and audio output power is high. This finds the optimal gain to maximize loudness and minimize battery current, providing louder audio and preventing early shutdown at end-of-charge battery voltage levels.

This does not mean the battery tracking AGC automatically decreases amplifier gain when VBAT is below the inflection point. Rather, gain is decreased only when the Class-D output voltage exceeds the limiter level.



图 **28. VLIM versus Supply Voltage (VBAT)**

When VBAT is greater than the inflection point, VLIM - the peak allowed output voltage - is set by the boost voltage. The inflection point is set in Register 0x0B, Bits 7-0. The inflection point range is 3.0 V to 5.5 V, adjustable in 17.33 mV steps.

When VBAT is less than the inflection point, the peak output voltage is controlled by the slope. Set the VLIM vs. VBAT slope in Register 0x0C, Bits 7-0. This ΔVLIM / ΔVBAT range is 1.2 V/V to 10.75 V/V and is adjustable in 37.3 mV/V steps.

If the audio signal is higher than VLIM, then the gain decreases until the audio signal is just below VLIM. The gain decrease rate (attack time) is set via the I<sup>2</sup>C interface. If the audio signal is below VLIM and the gain is below the fixed gain, the gain will increase. The gain increase rate (release time) is set via the I<sup>2</sup>C interface. The attack and release times are selected via l<sup>2</sup>C interface. Eight attack times are available in 350 µs / dB steps. Sixteen release times are in 105 ms / dB steps. ATK\_TIME[2:0] is Register 0x0E, Bits 0-2. REL\_TIM[3:0] is Register 0x0F, Bits 3-0.



#### 表 **3. Attack Time Selection**

#### 表 **4. Release Time Selection**





### 表 **4. Release Time Selection (**接下页**)**

### <span id="page-19-2"></span>**7.3.11 Configurable Boost Current Limit (ILIM)**

The TAS2552 has a configurable boost current limit (ILIM).

#### 表 **5. Current Limit Settings**

<span id="page-19-1"></span>

Because changes to the current limit may require changes to the passive components connected to the boost, a special I<sup>2</sup>C sequence is required to change the current limit values. To program the current limit of the TAS2552, follow this I<sup>2</sup>C write sequence.

- 1. w 80 21 02
- 2. w 80 21 01
- 3. w 80 21 04
- 4. w 80 21 07
- 5. r 80 32 01 and save the value of register 0x32
- 6. w 80 32 0bYYXXXXXX where YY are the two bits from  $\frac{1}{3}$  5. RETAIN the values in the other bits read in the step above.
- 7. w 80 21 07

### <span id="page-19-0"></span>**7.4 Device Functional Modes**

#### **7.4.1 Audio Digital I/O Interface**

Audio data is transferred between the host processor and the TAS2552 via the digital audio data serial interface, or audio bus. The audio bus on this device is very flexible, including left or right-justified data options, support for I <sup>2</sup>S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master/slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TAS2552 can be configured for left or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Register 0x05, D(1:0). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. This signal can be programmed to generate variable clock pulses by controlling the bit-clock multiply-divide factor in Registers 0x08 through 0x10. The number of bit-clock pulses in a frame may need adjustment to accommodate various wordlengths as well as to support the case when multiple TAS2552 devices may share the same audio bus.



#### **Device Functional Modes (**接下页**)**

The TAS2552 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset is in number of bit-clocks and is programmed in Register 0x06.

To place the DOUT line into a Hi-Z (3-state) condition during all bit clocks when valid data is not being sent, set Register 0x04,  $D(2) = 1$ . By combining this capability with the ability to program what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished. This enables the use of multiple devices on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the terminals associated with the interface are put into a Hi-Z output state.

#### *7.4.1.1 Right-Justified Mode*

Set Register 0x03,  $D(6) = 0$  and Register 0x05,  $D(3:2) = 10$  to place the TAS2552 audio interface into rightjustified mode. In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling edge of the word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock.



图 **29. Timing Diagram for Right-Justified Mode**

For right-justified mode, the number of bit-clocks per frame should be greater than twice the programmed wordlength of the data.

#### *7.4.1.2 Left-Justified Mode*

Set Register 0x03,  $D(7:6) = 01$  and Register 0x05,  $D(3:2) = 11$  to place the TAS2552 audio interface into leftjustified mode. In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling edge of the word clock. Similarly the MSB of the left channel is valid on the rising edge of the bit clock following the rising edge of the word clock.



图 **30. Timing Diagram for Left-Justified Mode**

Texas **INSTRUMENTS** 

## **Device Functional Modes (**接下页**)**



图 **32. Timing Diagram for Left-Justified Mode with Offset=0 and Inverted Bit Clock**

For left-justified mode, the number of bit-clocks per frame should be greater than twice the programmed wordlength of the data. Also, the programmed offset value should be less than the number of bit-clocks per frame by at least the programmed word-length of the data.

### *7.4.1.3 I <sup>2</sup>S Mode*

Set Register 0x03, D(7:6) = 01 and Register 0x05, D(3:2) = 00 to place the TAS2552 audio interface into  $1^2$ S mode. In I<sup>2</sup>S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge of the word clock. Similarly the MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock.



图 **33. Timing Diagram for I <sup>2</sup>S Mode**



# **Device Functional Modes (**接下页**)**





图 **35. Timing Diagram for I <sup>2</sup>S Mode with Offset=0 and Inverted Bit Clock**

For I<sup>2</sup>S mode, the number of bit-clocks per channel should be greater than or equal to the programmed wordlength of the data. Also the programmed offset value should be less than the number of bit-clocks per frame by at least the programmed word-length of the data.

#### *7.4.1.4 Audio Data Serial Interface Timing (I<sup>2</sup>S, Left-Justified, Right-Justified Modes)*

All specifications at 25°C, IOVDD = 1.8 V

<span id="page-22-0"></span>

# **Device Functional Modes (**接下页**)**

表 **6. I <sup>2</sup>S/LJF/RJF Timing in Master Mode (see** 图 **[36](#page-22-0))**

<b>PARAMETER</b>		$IOVDD=1.8V$		$IOVDD=3.3V$		
		<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
$t_d(WS)$	<b>WCLK</b> delay		30		20	ns
$t_d(DO-WS)$	WCLK to DOUT delay (For LJF Mode only)		50		25	ns
$t_d$ (DO-BCLK)	BCLK to DOUT delay		50		25	ns
$t_s(DI)$	DIN setup	8		8		ns
$t_h(DI)$	DIN hold	8		8		ns
$t_{r}$	Rise time		24		12	ns
t <sub>f</sub>	Fall time		24		15	ns



图 **37. I <sup>2</sup>S/LJF/RJF Timing in Slave Mode**

<span id="page-23-0"></span>





#### *7.4.1.5 DSP Mode*

Set Register 0x03,  $D(7:6) = 01$  and Register 0x05,  $D(3:2) = 01$  to place the TAS2552 audio interface into DSP mode. In DSP mode, the rising edge of the word clock starts the data transfer with the left channel data first and immediately followed by the right channel data. Each data bit is valid on the falling edge of the bit clock.



For DSP mode, the number of bit-clocks per frame should be greater than twice the programmed word-length of the data. Also the programmed offset value should be less than the number of bit-clocks per frame by at least the programmed word-length of the data.

ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



### *7.4.1.6 DSP Timing*

All specifications at 25°C, IOVDD = 1.8 V



## 图 **41. DSP Timing in Master Mode**

<span id="page-25-0"></span>



<span id="page-25-1"></span>

图 **42. DSP Timing in Slave Mode**



#### **[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSC43B –JANUARY 2014–REVISED APRIL 2015





#### **7.4.2 TDM Mode**

Time-division multiplexing (TDM) allows two or more devices to share a common DIN connection and a common DOUT connection. Using TDM mode, all devices transmit their DOUT data in user-specified sub-frames within one WCLK period. When one device transmits its DOUT information, the other devices place their DOUT terminals in a high impedance tri-state mode.

TDM mode is useable with I<sup>2</sup>S, LJF, RJF, and DSP interface modes. Refer to the respective sections for a description of how to set the TAS2552 into those modes. TDM cannot be used with PDM mode. This is because the PDM requires a continuous stream of samples from one data source.

Use Register 0x06 to set the clock cycle offset from WCLK to the MSB. Each data bit is valid on the falling edge of the bit clock. Set Register 0x04,  $D(2) = 1$  to force DOUT into tri-state when it is not transmitting data. This allows DOUT terminals from multiple TAS2552 devices to share a common wire to the host.



图 **43. Timing Diagram for I <sup>2</sup>S in TDM Mode with Offset=2**

For TDM mode, the number of bit-clocks per frame should be less than the programmed word-length of the data. Also the programmed offset value should be less than the number of bit-clocks per frame by at least the programmed word-length of the data.

图 [44](#page-27-0) shows how to configure the TAS2552 with the TI codec, AIC3254, with both devices sharing DIN and DOUT





<span id="page-27-0"></span>图 **44. Configuration with TAS2552 and AIC3254 Muxed in TDM Mode**





图 **45. Stereo Configuration with Two TAS2552 DOUT Muxed in TDM Mode**

#### **7.4.3 PDM Mode**

Set Register 0x03, D(7:6) = 00 to place the TAS2552 audio interface into PDM mode. In PDM mode, the data stream is a continuous stream of undecimated pulse-modulated data that is 64x the sample rate. Because it is a continuous stream, frame synchronization is not required and WCLK is not used. Specifying clocks-per-frame is not required for PDM mode. The PDM input bit clock is IVCLKIN as set in Register 0x11, D(1:0).

The TAS2552 can be configured for I<sup>2</sup>S input mode and PDM output mode. **图 [46](#page-29-0) shows the timing diagram for** PDM input mode. Timing specifications are listed in  $\frac{1}{32}$  [10](#page-29-1) and  $\frac{1}{32}$  [11](#page-30-1).

The TAS2552 clocks PDM input data on either the rising edge or falling edge of IVCLKIN as set in Register 0x11, D(2). The device does not read concurrent data on both edges. Set the I<sup>2</sup>C register to read either rising clock edge or falling clock edge data.





<span id="page-29-0"></span>

图 **47. DIN Timing Diagram in PDM Mode, Register 0x11, D(2) = 1**



<span id="page-29-1"></span>

(1) All timing specifications are measured at characterization but not tested at final test.<br>(2) All specifications at  $25^{\circ}$ C, IOVDD = 1.8 V

All specifications at 25°C, IOVDD = 1.8 V

### *7.4.3.1 DOUT Timing – PDM Output Mode*

Set Register 0x03, D(6) = 0 to transmit PDM data on the DOUT terminal. Register 0x07, D(7:6) selects either I Data, V Data, or both for PDM transmission. Register 0x07, D(5) selects whether the data transmits on either the rising edge or the falling edge of IVCLKIN. The DOUT terminal becomes high-impedance on the opposing clock cycle.



图 **48. DOUT Timing in PDM Mode (Data on IVCLKIN High)**





图 **49. DOUT Timing in PDM Mode (Data on IVCLKIN Low)**

#### 表 **11. DOUT Timing in PDM Mode(1)**

<span id="page-30-1"></span>

(1) All timing specifications are measured at characterization but not tested at final test.

(2) All specifications at 25°C, IOVDD = 1.8 V

#### <span id="page-30-0"></span>**7.5 Register Map**

The TAS2552 I<sup>2</sup>C address is 0x40 (7-bit) when ADDR = 0 and 0x41 (7-bit) when ADDR = 1. See the General I<sup>2</sup>C Operation section for more details.



#### **7.5.1 Register Map Summary**

**EXAS ISTRUMENTS** 

# **Register Map (**接下页**)**



## **7.5.2 Register 0x00: Device Status Register**

This register uses latched faults. The fault bits are clear on write. Read-only commands retain the latched value of the fault bit.



### **7.5.3 Register 0x01: Configuration Register 1**



<span id="page-31-0"></span>(1) Wait a minimum of 1ms after EN is pulled high or DEV\_RESET is issued before accessing the control interface.

### **7.5.4 Register 0x02: Configuration Register 2**





**[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSC43B –JANUARY 2014–REVISED APRIL 2015



(1) Register 0x02, Bit 0 defaults to 1, but must be written to 0 during initialization.

#### **7.5.5 Register 0x03: Configuration Register 3**



#### **7.5.6 Register 0x04: DOUT Tristate Mode**

For systems with multiple devices sharing a common DOUT line with a TDM interface mode, set Bit 2 to 1 to ensure DOUT stays in high-impedance tri-state mode when it is not transmitting data.



#### **7.5.7 Register 0x05: Serial Interface Control Register 1**



## **7.5.8 Register 0x06: Serial Interface Control Register 2**

This register sets the clock cycle offset between the WCLK edge to the MSB of serial interface patterns. This is useful for TDM mode where multiple devices share DIN or DOUT lines.







#### **7.5.9 Register 0x07: Output Data Register**

This register sets the output data for DOUT. Most systems will simply set L\_DATA\_OUT to transmit output current data and R\_DATA\_OUT to transmit voltage data. Other data is available, like VBAT voltage, VBOOST voltage, and PGA gain.

Bit 5 is a dual-purpose bit. If I2S\_OUT\_SEL = 0 (Register 0x03, Bit 6) and the PDM\_DATA\_SEL bits are set to transmit only I-Data or V-Data, then Bit 5 dictates if that data is transmitted on the clock rising edge or falling edge. This allows two TAS2552 devices in PDM mode to tie their DOUT lines together and connect to the host digital mic input. In this configuration, each device broadcasts its output current or output voltage information – one on the rising edge of the clock, the other on the falling edge. This is a simple interface technique that does not require programming the host for TDM-interface mode.





(2)

#### **7.5.10 Register 0x08: PLL Control Register 1**

<span id="page-35-0"></span>The equation for the PLL frequency is:

 $PLL$  CLK =  $\frac{0.5 \times PLL}{2^{P}}$  CLKIN $\times$  J.D  $2^P$ 

 $J = 4, 5, 6, ... 96$  $D = 0, 1, 2, ...$  9999  $P = 0,1$ 

Registers 0x08 – 0x0A will only update when the PLL is disabled. To update the J, D, and P coefficients, set PLL\_EN = 0 (Register 0x02, Bit 3) to disable the PLL, update Registers 0x08 – 0x0A, then set PLL\_EN = 1 to activate the PLL.



#### **7.5.11 Register 0x09: PLL Control Register 2**



#### **7.5.12 Register 0x0A: PLL Control Register 3**





# **7.5.13 Register 0x0B: Battery Tracking Inflection Point Register**



# **7.5.14 Register 0x0C: Battery Tracking Slope Control Register**



#### **7.5.15 Register 0x0D: Reserved Register**



**NSTRUMENTS** 

Texas

#### **7.5.16 Register 0x0E: Battery Tracking Limiter Attack Rate and Hysteresis Time**



# **7.5.17 Register 0x0F: Battery Tracking Limiter Release Rate**



#### **7.5.18 Register 0x10: Battery Tracking Limiter Integration Count Control**

Limiter integration affects how the AGC state machine interprets the AGC output voltage trigger threshold. Increasing the integration count requires more AGC output peaks to exceed the limiter threshold before the limiter changes its gain.





#### **7.5.19 Register 0x11: PDM Configuration Register**

Sets the PDM clock source and whether channel 1 data is transmitted on the rising or falling edge of the clock. Channel 2 transmits on the opposite edge.



#### **7.5.20 Register 0x12: PGA Gain Register**



#### **7.5.21 Register 0x13: Class-D Edge Rate Control Register**





#### **7.5.22 Register 0x14: Boost Auto-Pass Through Control Register**

Auto-Pass Through deactivates the boost converter when the battery voltage is sufficient for the required Class-D output voltage. This register sets the threshold for activating the boost converter and the delay time between the Class-D output voltage dropping below the threshold before the boost converter deactivates.



#### **7.5.23 Register 0x15: Reserved Register**



#### **7.5.24 Register 0x16: Version Number**



#### **7.5.25 Register 0x17: Reserved Register**



#### **7.5.26 Register 0x18: Reserved Register**





# **7.5.27 Register 0x19: VBAT Data Register**



**FXAS INSTRUMENTS** 

# <span id="page-41-0"></span>**8 Applications and Implementation**

## <span id="page-41-1"></span>**8.1 Application Information**

The TAS2552 is a digital or analog input high efficiency Class-D audio power amplifier with advanced battery current management and an integrated Class-G boost converter. In auto passthrough mode, the Class-G boost converter generates the Class-D amplifier supply rail. During low Class-D output power, the boost improves efficiency by deactivating and connecting VBAT directly to the Class-D amplifier supply. When high power audio is required, the boost quickly activates to provide louder audio than a stand-alone amplifier connected directly to the battery. To enable load monitoring, the TAS2552 constantly measures the current and voltage across the load and provides a digital stream of this information back to a processor.

# <span id="page-41-2"></span>**8.2 Typical Applications**

#### <span id="page-41-5"></span>**8.2.1 Typical Application - Digital Audio Input**



图 **50. Typical Application Schematic**

<span id="page-41-4"></span><span id="page-41-3"></span>





### **Typical Applications (**接下页**)**



#### 表 **12. Recommended External Components (**接下页**)**

#### *8.2.1.1 Design Requirements*



#### 表 **13. Design Parameters**

#### *8.2.1.2 Detailed Design Procedure*

#### **8.2.1.2.1 Audio Input/Output**

The choice of digital or analog audio input is driven by system specific considerations. However, since a digital audio interface will typically be used to send current and voltage data from the TAS2552 to a system processor, using a bidirectional I<sup>2</sup>S interface is likely to be the best choice.

If a digital audio input is used, the analog inputs, IN+ and IN-, should be shorted together, and not tied to ground.

#### **8.2.1.2.2 Mono/Stereo Configuration**

In this application, the device is assumed to be operating in mono mode. See General I<sup>2</sup>C [Operation](#page-13-2) for information on changing the I<sup>2</sup>C address of the TAS2552 to support stereo operation. Mono or stereo configuration does not impact the device performance.

#### **8.2.1.2.3 Boost Converter Passive Devices**

The boost converter requires three passive devices that are labeled L1, C1 and C2 in  $\overline{\mathbb{R}}$  [50](#page-41-3) and whose specifications are provided in  $\frac{1}{3}$  [12.](#page-41-4) These specifications are based on the design of TAS2552 and are necessary to meet the performance targets of the device. In particular, L1 should not be allowed to enter in the current saturation region.

Specifically, the product of L1 and C2 (derated value at 8.5 V) has to be greater than 10e-12 for boost stability after accounting worst case variation of L1 and C2. To satisfy sufficient energy transfer, L1 needs to be > 2 µH at the boost switching frequency (~1.75 MHz). Minimum C2 (derated value at 8.5 V) should be > 4 µF for Class-D power delivery specification. The saturation current for L1 should be > ILIM to deliver Class-D peak power.

#### **8.2.1.2.4 EMI Passive Devices**

The TAS2552 supports edge-rate control to minimize EMI, but the system designer may want to include passive devices on the Class-D output devices. These passive devices that are labeled L2, L3, C3 and C4 in 图 [50](#page-41-3) and their recommended specifications are provided in  $\frac{1}{32}$  [12](#page-41-4). If C3 and C4 are used, they must be placed after L2 and L3 respectively to maintain the stability of the output stage.

#### **8.2.1.2.5 Miscellaneous Passive Devices**

- VREG Capacitor: Needs to be 10 nF to meet boost and class-D power delivery and efficiency specs.
- BIAS Capacitor: Needs to be 1 µF to meet PSSR and noise performance.

**[TAS2552](http://www.ti.com.cn/product/cn/tas2552?qgpn=tas2552)** ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



#### *8.2.1.3 Application Performance Plots*





#### <span id="page-44-0"></span>**8.2.2 Typical Application - Analog Audio Input**

Using the analog audio input is very similar to the digital audio input case in Typical [Application](#page-41-5) - Digital Audio [Input](#page-41-5), and this section will only discuss the differences from the digital input configuration.



图 **55. Typical Application Schematic**

#### <span id="page-44-1"></span>*8.2.2.1 Design Requirements*





#### <span id="page-44-2"></span>*8.2.2.2 Detailed Design Procedure*

#### **8.2.2.2.1 Audio Input/Output**

 $F_c$ 

 $C_c$ 

In this application, system considerations require the use of an analog audio input. Note that a digital audio interface, such as I<sup>2</sup>S, still needs to be connected to send current and voltage data from the TAS2552 to a system processor.

The analog inputs to TAS2552 should be ac-coupled to the device terminals to allow decoupling of signal source's common mode voltage with that of TAS2552's common mode voltage. The input coupling capacitor in combination with the selected input impedance of TAS2552 forms a high-pass filter.







图 **56. Analog Input Connection**

For high fidelity audio playback, it is desirable to keep the cutoff frequency of the high pass filter below the minimum reproducible frequency of the speaker. For example, a 1 µF capacitor connected to the differential analog inputs with input resistance 10 kΩ results in a cutoff frequency of 16 Hz.







#### **8.2.3 Typical Application - Maximum Output Power, Analog Audio Input**

This application is the same as Typical [Application](#page-44-0) - Analog Audio Input, except that in this case the boost current limit is set to the maximum value of 3.1 A and the boost inductor needs to be chosen appropriately. See [Configurable](#page-19-2) Boost Current Limit (ILIM) for instructions on setting the boost current limit. The same boost current limit and resulting capacitor change can be used for digital audio input as well.

For schematic, see  $\overline{8}$  [55](#page-44-1).



#### 表 **15. Recommended External Components**

#### *8.2.3.1 Design Requirements*

#### 表 **16. Design Parameters**





#### *8.2.3.2 Detailed Design Procedure*

The Design Procedure is the same as in Detailed Design [Procedure](#page-44-2).

#### *8.2.3.3 Application Performance Plots*



## <span id="page-47-0"></span>**8.3 Initialization**

To configure the TAS2552, follow these steps.

- 1. Bring-up the power supplies as in Power Supply [Sequencing.](#page-48-2)
- 2. Set the EN terminal to HIGH.
- 3. Configure the registers in the sequence below. Do not set the bits in the final two steps to zero anytime before the end of the sequence.
	- Configure device register
	- ...
	- ...
	- ...
	- Configure device register
	- $-$  Set Register 0x0D D[7:0] = 0xC0
	- $-$  Set Register 0x0E D[5] = 1
	- $-$  Set Register 0x02 D[0] = 0
	- $-$  Set Register 0x01 D[1] = 0



# <span id="page-48-0"></span>**9 Power Supply Recommendations**

## <span id="page-48-1"></span>**9.1 Power Supplies**

The TAS2552 requires three power supplies:

- Boost Input (terminal: VBAT)
	- $-$  Voltage: 3.0 V to 5.5 V
	- $-$  Max Current: 2.6 A for ILIM = 2.5 A (default), 3.1 A for ILIM = 3.0 A
	- Analog Supply (terminal: AVDD)
	- Voltage: 1.65 V to 1.95 V
	- Max Current: 30 mA
- Digital I/O Supply (terminal: IOVDD)
	- Voltage: 1.5 V to 3.6 V
	- Max Current: 5 mA

The decoupling capacitors for the power supplies should be placed close to the device terminals. For VBAT, IOVDD and AVDD, a small decoupling capacitor of 0.1 µF should be placed close to the device terminals. Refer to  $\overline{8}$  [55](#page-44-1) for the schematic.

## <span id="page-48-2"></span>**9.2 Power Supply Sequencing**

The power supplies should be started in the following order:

- 1. VBAT,
- 2. IOVDD,
- 3. AVDD.

<span id="page-48-3"></span>The TAS2552 device has integrated reset circuitry, which requires that VBAT is above 2.45 V for the device to enter normal operation mode.  $\boxed{8}$  [60](#page-48-4) shows the internal thresholds and reset states. Normal operation mode is within the green area of  $\frac{8}{3}$  [60](#page-48-4).



图 **60. VBAT Reset Range**

<span id="page-48-4"></span>When the supplies have settled, wait at least 1 ms after EN is set HIGH to operate the device. The above sequence should be completed before any l<sup>2</sup>C operation.



# <span id="page-49-0"></span>**9.3 Boost Supply Details**

The boost supply (VBAT) and associated passives need to be able to support the current requirements of the device. By default, the peak current limit of the boost is set to 2.5 A. Please see [Configurable](#page-19-2) Boost Current Limit [\(ILIM\)](#page-19-2) for information on changing the current limit. A minimum of a 10 µF capacitor is recommended on the boost supply to quickly support changes in required current. Refer to  $\mathbb{R}$  [55](#page-44-1) for the schematic.

The current requirements can also be reduced by lowering the gain of the amplifier, or in response to decreasing battery through the use of the battery-tracking AGC feature of the TAS2552 described in Battery [Tracking](#page-18-0) AGC.



# <span id="page-50-0"></span>**10 Layout**

### <span id="page-50-1"></span>**10.1 Layout Guidelines**

- Place the boost inductor between VBAT and SW close to device terminals with no VIAS between the device terminals and the inductor.
- Place the capacitor between VREG and VBOOST close to device terminals with no VIAS between the device terminals and capacitor.
- Place the capacitor between VBOOST/PVDD and GND close to device terminals with no VIAS between the device terminals and capacitor.
- Do not use VIAS for traces that carry high current. These include the traces for VBOOST, SW, PVDD and the speaker OUT+, OUT-.
- Use epoxy filled vias for the interior pads.
- Connect VSENSE+, VSENSE- as close as possible to the speaker.
	- VSENSE+, VSENSE- should be connected between the EMI ferrite and the speaker if EMI ferrites are used on OUT+, OUT-.
	- VSENSE+, VSENSE- should be connected between the EMI ferrite and the EMI capacitor if EMI capacitors are used. EMI ferrites must be used if EMI capacitors are used on OUT+, OUT-.
- If the analog inputs, IN+ and IN-, are:
	- used, analog input traces should be routed symmetrically for true differential performance.
	- used, do not run analog input traces parallel to digital lines.
	- used, they should be ac coupled.
	- not used, they should be shorted together.
- Use a ground plane with multiple vias for each terminal to create a low-impedance connection to GND for minimum ground noise.
- Use supply decoupling capacitors as shown in 图 [50](#page-41-3) and 图 [55](#page-44-1) and described in Power [Supply](#page-48-0) [Recommendations](#page-48-0).
- Place EMI ferrites, if used, close to the device.

# <span id="page-50-2"></span>**10.2 Layout Example**



图 **61. TAS2552 Board Layout**

ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

# <span id="page-51-0"></span>**10.3 Package Dimensions**

The TAS2552 uses a 30-ball, 0.4 mm pitch WCSP package. The die length (D) and width (E) correspond to the package mechanical drawing at the end of the datasheet.





# <span id="page-52-0"></span>**11** 器件和文档支持

# <span id="page-52-1"></span>**11.1** 商标

All trademarks are the property of their respective owners.

# <span id="page-52-2"></span>**11.2** 静电放电警告

 $\blacktriangle$ 这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损 伤。

## <span id="page-52-3"></span>**11.3** 术语表

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI* 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

ZHCSC43B –JANUARY 2014–REVISED APRIL 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



# <span id="page-53-0"></span>**12** 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**



**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





#### Pack Materials-Page 1



www.ti.com 8-Jun-2024

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **YFF0030 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **YFF0030 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# **EXAMPLE STENCIL DESIGN**

# **YFF0030 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司