





TMUX7462F

ZHCSNM9B - MARCH 2021 - REVISED JUNE 2023

TMUX7462F 具有可调节故障阈值、1.8V 逻辑电平和闩锁效应抑制的 ±60V 故障 保护、4通道保护器

1 特性

ŦF


TEXAS

INSTRUMENTS

- 宽电源电压范围:8V至44V单电源 ±5V 至 22V 双电源
- 通道保护器,无需为每通道设置专用选择引脚 减少整个 PCB 布线的控制逻辑信号数量
- 集成故障保护:
 - 过压保护(从源极到电源或到漏极):±85V
 - 过压保护:**±60V**
 - 断电保护:±60V
 - 指示故障状态的中断标志
 - 可调节过压触发阈值
 - V_{FP}: 3V 至 V_{DD} , V_{FN}: 0V 至 V_{SS} - 故障期间的可调节输出行为(钳位或开路)
- 器件构造可实现闩锁效应抑制
- 6kV 人体放电模型 (HBM) ESD 等级
- 低导通电阻:8.3Ω 典型值
- 平缓的导通电阻:5mΩ 典型值
- 业界通用 TSSOP 封装和较小的 WQFN 封装

2 应用

- 工厂自动化和控制 •
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 半导体测试设备
- 电池测试设备
- 伺服驱动器控制模块
- 数据采集系统 (DAQ)



3 说明

录.

TMUX7462F 是一款四通道保护器,可置于信号路径的 前端,保护下游敏感元件不会因过压故障受损。4个通 道中均有内部开关,可在发生过压故障时自动关闭,无 需外部控制。它使器件的每个通道不再需要控制信号, 可简化稳健系统级保护设计。TMUX7462F在通电和断 电情况下均提供过压保护,适用于无法精确控制电源定 序的应用。

如果器件电源浮动、接地或低于欠压 (UV) 阈值,开关 通道都将保持高阻抗状态 (无论开关输入条件如何)。 如果任何 Sx 引脚上的信号电平超过故障电压 (VFP 或 V_{FN})一个阈值电压 (V_T), Sx 引脚将变为高阻态,一 个输出故障标志将置于低电平,指示正常运行中的故障 情况。漏极引脚 (Dx) 将被拉至超出范围的故障电源电 压或保持悬空,具体取决于 DR 控制逻辑。

该器件在双电源(±5V 至 ±22V)、单电源(8V 至 44V)或非对称电源供电时均能正常运行。 TMUX7462F 具有平缓的低导通电阻,因此非常适合出 色线性度和低失真至关重要的数据采集应用。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾			
TMUX7462F	PW(TSSOP,16)	5 mm × 6.4 mm			
	RRP(WQFN,16)	4mm x 4mm			

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)

封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)





Table of Contents

1	特性1	
2	应用1	
3	说明1	
4	Revision History2	
5	Pin Configuration and Functions3	
6	Specifications4	
	6.1 Absolute Maximum Ratings4	
	6.2 ESD Ratings4	
	6.3 Thermal Information5	
	6.4 Recommended Operating Conditions5	
	6.5 Electrical Characteristics (Global)5	
	6.6 ±15 V Dual Supply: Electrical Characteristics6	
	6.7 ±20 V Dual Supply: Electrical Characteristics8	
	6.8 12 V Single Supply: Electrical Characteristics 10	
	6.9 36 V Single Supply: Electrical Characteristics 12	
	6.10 Typical Characteristics15	
7	Parameter Measurement Information21	
	7.1 On-Resistance21	
	7.2 On-Leakage Current21	
	7.3 Input and Output Leakage Current under	
	Overvoltage Fault22	
	7.4 Fault Response Time23	
	7.5 Fault Recovery Time23	
	7.6 Fault Flag Response Time24	

7.7 Fault Flag Recovery Time	24
7.8 Fault Drain Enable Time	
7.9 Inter-Channel Crosstalk	
7.10 Bandwidth	
7.11 THD + Noise	26
8 Detailed Description	
8.1 Overview	27
8.2 Functional Block Diagram	27
8.3 Feature Description	27
8.4 Device Functional Modes	
9 Application and Implementation	31
9.1 Application Information	31
9.2 Typical Application	
9.3 Power Supply Recommendations	33
9.4 Layout	
10 Device and Documentation Support	35
10.1 Documentation Support	
10.2 接收文档更新通知	35
10.3 支持资源	35
10.4 Trademarks	
10.5 静电放电警告	
10.6 术语表	
11 Mechanical, Packaging, and Orderable	
Information	

4 Revision History


注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision A (October 2021) to Revision B (November 2022)	Page
•	将 PW 封装状态从 预发布 更改为 正在供货	1
•	更新了封装信息表的格式以包含封装引线	1

C	hanges from Revision * (March 2021) to Revision A (October 2021)	Page
•	将数据表的状态从 <i>预告信息</i> 更改为量产数据	1



5 Pin Configuration and Functions






图 5-2. RRP Package, 16-Pin WQFN (Top View)

PIN			T)(DE(1)	DECODURION
NAME	TSSOP	WQFN	TYPE ⁽¹⁾	DESCRIPTION
D1	2	16	I/O	Drain pin 1 can be an input or output. The drain pin is not overvoltage protected and shall remain within the recommended operating range.
D2	15	13	I/O	Drain pin 2 can be an input or output. The drain pin is not overvoltage protected and shall remain within the recommended operating range.
D3	10	8	I/O	Drain pin 3 can be an input or output. The drain pin is not overvoltage protected and shall remain within the recommended operating range.
D4	7	5	I/O	Drain pin 4 can be an input or output. The drain pin is not overvoltage protected and shall remain within the recommended operating range.
DR	8	6	I	Drain Response (DR) input. Tying the DR pin to GND enables the drain to be pulled to V_{FP} or V_{FN} through a 40 k Ω resistor during an overvoltage fault event. The drain pin becomes open circuit when the DR pin is a logic high or left floating.
FF	12	10	0	General fault flag. This pin is an open drain output and is asserted low when overvoltage condition is detected on any of the source (Sx) pins. Connect this pin to an external supply (1.8 V to 5.5 V) through a 1 k Ω pull-up resistor.
GND	5	3	Р	Ground (0 V) reference.
N.C.	9	7	_	No internal connection
S1	3	1	I/O	Overvoltage protected source pin 1 can be an input or output.
S2	14	12	I/O	Overvoltage protected source pin 2 can be an input or output.
S3	11	9	I/O	Overvoltage protected source pin 3 can be an input or output.
S4	6	4	I/O	Overvoltage protected source pin 4 can be an input or output.
V _{DD}	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND for reliable operation.
V _{FP}	16	14	Р	Positive fault voltage supply that determines the overvoltage protection triggering threshold on the positive side. Connect to V_{DD} if the triggering threshold is the same as the device's positive supply. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{FP} and GND for reliable operation.
V _{FN}	1	15	Р	Negative fault voltage supply that determines the overvoltage protection triggering threshold on the negative side. Connect to V _{SS} if the triggering threshold is the same as the device's negative supply. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{FN} and GND for reliable operation.
V _{SS}	4	2	Р	Negative power supply. This pin is the most negative power-supply potential. This pin can be connected to ground in single-supply applications. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND for reliable operation.
	Thermal Pac		_	The thermal pad is not connected internally. No requirement to solder this pad. For best performance it is recommended that the pad be tied to GND or VSS.

表 5-1. Pin Functions

(1) I = input, O = output, I/O = input and output, P = power.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{DD} to V_{SS}			48	V
V _{DD} to GND	Supply voltage	- 0.3	48	V
V _{SS} to GND		- 48	0.3	V
V _{FP} to GND		- 0.3	V _{DD} + 0.3	V
V _{FN} to GND	– Fault clamping voltage	VSS - 0.3	0.3	V
V _S to GND	Source input pin (Sx) voltage to GND	- 65	65	V
V_{S} to V_{DD}	Source input pin (Sx) voltage to V_{DD} or V_{D}	- 90		V
V_{S} to V_{SS}	Source input pin (Sx) voltage to V_{SS} or V_D		90	V
V _D	Drain pin (Dx) voltage	V _{FN} - 0.7	V _{FP} +0.7	V
V _{DR}	Logic input pin (DR) voltage ⁽²⁾	GND - 0.7	48	V
V _{FF}	Logic output pin (FF) voltage ⁽²⁾	GND - 0.7	6	V
I _{DR}	Logic input pin (DR) current ⁽²⁾	- 30	30	mA
I _{FF}	Logic output pin (FF) current ⁽²⁾	- 10	10	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx or Dx)	I _{DC} ± 10 % ⁽³⁾	I _{DC} ± 10 % ⁽³⁾	mA
T _{stg}	Storage temperature	- 65	150	°C
T _A	Ambient temperature	- 55	150	°C
TJ	Junction temperature		150	°C
P _{tot} ⁽⁴⁾	Total power dissipation (QFN)		1600	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Stresses have to be kept at or below both voltage and current ratings at all time.

(3) Refer to Recommended Operating Conditions for I_{DC} ratings.

(4) For QFN package: P_{tot} derates linearly above $T_A = 70^{\circ}C$ by 23.5 mW/°C

6.2 ESD Ratings

			VALUE	UNIT
V(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	V	
V _(ESD)	Liechostalic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Thermal Information

		TMUX		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RRP (WQFN)	UNIT
		16 PINS	16 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	100.4	42.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	31.3	28.5	°C/W
R _{0 JB}	Junction-to-board thermal resistance	46.4	17.9	°C/W
ΨJT	Junction-to-top characterization parameter	1.7	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	45.8	17.9	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	4.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT	
$V_{DD} - V_{SS}$ ⁽¹⁾	Power supply voltage differential		8	44		
V _{DD}	Positive power supply voltage		5	44	v	
V _{FP}	Positive fault clamping voltage		3	V _{DD}	v	
V _{FN}	Negative fault clamping voltage		V _{SS}	0		
Vs	Source pin (Sx) voltage (non-fault condition)		V _{FN}	V _{FP}		
V _S to GND	Source pin (Sx) voltage to GND (fault condition)	Source pin (Sx) voltage to GND (fault condition)				
$V_{\rm S}$ to $V_{\rm DD}$ ⁽²⁾	Source pin (Sx) voltage to V_{DD} or V_D (fault condition)				V	
$V_{\rm S}$ to $V_{\rm SS}$ ⁽²⁾	Source pin (Sx) voltage to V_{SS} or V_D (fault condition)			85		
V _D	Drain pin (Dx) voltage			V _{FP}		
V _{DR}	Logic input pin (DR) voltage		GND	44	V	
V _{FF} ⁽³⁾	Logic output pin (FF) voltage	ogic output pin (FF) voltage		5.5	v	
T _A	Ambient temperature	Ambient temperature		125	°C	
		T _A = 25°C		150		
I _{DC}	Continuous current through switch, WQFN package	T _A = 85°C		100	mA	
		T _A = 125°C		60		

 V_{DD} and V_{SS} can be any value as long as 8 V \leqslant (V_{DD}\, - $\,V_{SS}) \leqslant$ 44 V, and the minimum V_{DD} is met. (1)

Source pin voltage (Sx) under a fault condition may not exceed 85 V from supply pins (V_{DD} and V_{SS}.) or drain pins (D, Dx). Logic output pin (FF) is an open drain output and should be pulled up to a voltage within the max ratings (2)

(3)

6.5 Electrical Characteristics (Global)

at T_A = 25°C (unless otherwise noted)

Typical at V_{DD} = 15 V, V_{SS} = -15 V, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TY	P MAX	UNIT
ANALOG SW	ІТСН		1			
V _T	Threshold voltage for fault detect	tor	25°C	0.	7	V
LOGIC INPUT	/ OUTPUT		1	.		
V _{IH}	High-level input voltage	DR pin	- 40°C to +125°C	1.3		V
V _{IL}	Low-level input voltage	DR pin	- 40°C to +125°C		0.8	V
I _{IH}	High-level input current	V _{DR} = logic high	- 40°C to +125°C	0.4	4 3	μA
IIL	Low-level input current	V _{DR} = logic low	- 40°C to +125°C	- 1 - 0.6	5	μA
V _{OL(FLAG)}	Low-level output voltage	FF pin, I _O = 5 mA	- 40°C to +125°C		0.35	V

Copyright © 2023 Texas Instruments Incorporated



6.5 Electrical Characteristics (Global) (continued)

at T_A = 25°C (unless otherwise noted)

Typical at V_{DD} = 15 V, V_{SS} = -15 V, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
POWER SUPPI	Y						
V _{UVLO}	Undervoltage lockout (UVLO) threshold voltage (V _{DD} - V _{SS})	Rising edge, single supply	- 40°C to +125°C	5.1	5.8	6.4	V
		Falling edge, single supply	- 40°C to +125°C	5	5.7	6.3	V
V _{HYS}	V _{DD} Undervoltage lockout (UVLO) hysteresis	Single supply	- 40°C to +125°C		0.2		V
R _{D(OVP)}	Drain resistance to fault supply dur when enabled by DR pin	ing overvoltage protection	25°C		40		kΩ

6.6 ±15 V Dual Supply: Electrical Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25° C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	сн	1					
			25°C		8.3	10.7	
R _{ON}	On-resistance	$V_{\rm S} = -10$ V to +10 V I_{\rm D} = -10 mA	- 40°C to +85°C			13.5	Ω
			- 40°C to +125°C			16	
			25°C		0.05	0.45	
ΔR_{ON}	On-resistance mismatch between channels	$V_{\rm S} = -10$ V to +10 V I_{\rm D} = -10 mA	- 40°C to +85°C			0.5	Ω
			- 40°C to +125°C			0.6	
			25°C		0.005	0.4	
R _{FLAT}	On-resistance flatness	$V_{\rm S} = -10$ V to +10 V I_{\rm D} = -10 mA	- 40°C to +85°C			0.4	Ω
			- 40°C to +125°C			0.4	
R _{ON_DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	- 40°C to +125°C		0.04		Ω/°C
-		Switch state is on.	25°C	- 0.7	0.1	0.7	
I _{S(ON)} , I _{D(ON)}	Channel on leakage current ⁽¹⁾	V _{DD} = 16.5 V, V _{SS} = - 16.5 V,	- 40°C to +85°C	- 2		2	nA
D(ON)		$V_{\rm S} = V_{\rm D} = \pm 10 \text{ V}$	- 40°C to +125°C	- 15		15	15
FAULT CONDI	ΓΙΟΝ	1					
I _{S(FA)}	Input leakage current during overvoltage	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V}$	- 40°C to +125°C		±110		μA
IS(FA) Grounded	Input leakage current during overvoltage with grounded supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 \text{ V}$	- 40°C to +125°C		±135		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN}$ = floating,	- 40°C to +125°C		±140		μA
		V _S = ± 60 V, GND = 0 V,	25°C	- 20	±0.1	20	
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V},$	- 40°C to +85°C	- 30		30	nA
		V _{DR} = 5 V or floating	- 40°C to +125°C	- 60		60	
	Output leakage current		25°C	- 30	±0.01	30	30
ID(FA) Grounded	during overvoltage with	$V_{S} = \pm 60 V, GND = 0 V,$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 V$	- 40°C to +85°C	- 50		50 n/	nA
	grounded supply voltages		- 40°C to +125°C	- 90		90	
	Output leakage current		25°C		±0.6		
ID(FA) Floating	during overvoltage with	$V_{S} = \pm 60 V$, GND = 0 V, $V_{DD} = V_{SS} = V_{FP} = V_{FN} = $ floating	- 40°C to +85°C		±1.2		μA
	floating supply voltages	55 55 11 11	- 40°C to +125°C		±2.2		



6.6 ±15 V Dual Supply: Electrical Characteristics (continued)

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Twicel at V_{DD} = +15 V V_{DD} = -15 V T = 25°C (unless otherwise noted)

Typical at $V_{DD} = +15 V$,	$V_{SS} = -15 V, I_A =$	25° (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT	
SWITCHING CH	ARACTERISTICS						
			25°C	100	350		
t _{RESPONSE}	Fault response time	V _{FP} = 10 V, V _{FN} = - 10 V, R _L = 300 Ω, C _L = 12 pF	- 40°C to +85°C		380	ns	
		κ _L = 300 ^{ss} , θ _L = 12 μ	- 40°C to +125°C		400		
			25°C	1600	4500		
t _{RECOVERY}	Fault recovery time	$V_{FP} = 10 \text{ V}, V_{FN} = -10 \text{ V},$	- 40°C to +85°C		4800	ns	
		$R_{L} = 300 \ \Omega, C_{L} = 12 \text{ pF}$	- 40°C to +125°C		4800		
t _{RESPONSE(FLAG)}	Fault flag response time	V_{FP} = 10 V, V_{FN} = - 10 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	25°C	250		ns	
t _{RECOVERY(FLAG)}	Fault flag recovery time	V_{FP} = 10 V, V_{FN} = -10 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 15 pF	25°C	1.2		μs	
t _{RESPONSE} (DR)	Fault output response time	$V_{FP} = 10 \text{ V}, V_{FN} = -10 \text{ V}, V_{PU} = 5 \text{ V}, C_L = 12 \text{ pF}$	25°C	2.7		μs	
X _{TALK}	Intra-channel crosstalk	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV_{RMS}, V_{BIAS} = 0 V, f = 1 MHz	25°C	- 100		dB	
BW	⁻ 3 dB bandwidth (WQFN Package)		25°C	650		MHz	
BW	- 3 dB bandwidth (TSSOP Package)		25°C	580		MHz	
I _{LOSS}	Insertion loss	$ \begin{array}{l} R_{S} \texttt{=} 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} R_{L} \texttt{=} 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} C_{L} \texttt{=} 5 \hspace{0.1cm} pF, \\ V_{S} \texttt{=} 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} \texttt{=} 0 \hspace{0.1cm} V, \hspace{0.1cm} f \texttt{=} 1 \hspace{0.1cm} MHz \end{array} $	25°C	- 0.7		dB	
THD+N	Total harmonic distortion plus noise		25°C	0.0006		%	
C _{S(ON)} , C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 0 V	25°C	14		pF	
POWER SUPPL	Y						
		V _{DD} = V _{FP} = 16.5 V,	25°C	0.32	0.5		
I _{DD}	V _{DD} supply current	$V_{SS} = V_{FN} = -16.5 V_{,}$	- 40°C to +85°C		0.5	mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6		
		V _{DD} = V _{FP} = 16.5 V,	25°C	0.26	0.4		
I _{SS}	V _{SS} supply current	$V_{SS} = V_{FN} = -16.5 V,$	- 40°C to +85°C		0.4	mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.5		
I _{GND}	GND current	$V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V}, V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	25°C	0.06		mA	
I _{FP}	V _{FP} supply current	$V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V}, V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	25°C	10		μA	
I _{FN}	V _{FN} supply current	$V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V}, V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	25°C	10		μA	
		$V_{\rm S} = \pm 60 \rm V.$	25°C	0.27	0.5		
I _{DD(FA)}	V _{DD} supply current under fault	$V_{DD} = V_{FP} = 16.5 \text{ V}, V_{SS} = V_{FN} = -16.5 \text{ V},$	- 40°C to +85°C		0.5	mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6	0.6	
		$V_{S} = \pm 60 V,$	25°C	0.2	0.3	0.3	
I _{SS(FA)}	V _{SS} supply current under fault	$V_{S} = \pm 60 V$, $V_{DD} = V_{FP} = 16.5 V$, $V_{SS} = V_{FN} = -16.5 V$,	- 40°C to +85°C		0.3	0.3 mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.4		
I _{GND(FA)}	GND current under fault	V _S = ± 60 V,	25°C	0.15		mA	
I _{FP(FA)}	V _{FP} supply current under fault	$V_{\rm S} = \pm 60$ V, $V_{\rm DD} = V_{\rm FP} = 16.5$ V, $V_{\rm SS} = V_{\rm FN} = -16.5$ V,	25°C	10		μA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	1				

(1) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.7 ±20 V Dual Supply: Electrical Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25° C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
			25°C		8.3	10.5	
R _{ON}	On-resistance	$V_{\rm S} = -15$ V to +15 V $I_{\rm D} = -10$ mA	- 40°C to +85°C			14	Ω
			- 40°C to +125°C			17	
			25°C		0.05	0.35	
ΔR_{ON}	On-resistance mismatch between channels	$V_{\rm S} = -15$ V to +15 V I_{\rm D} = -10 mA	- 40°C to +85°C			0.5	Ω
			- 40°C to +125°C			0.5	
			25°C		0.006	0.4	
R _{FLAT}	On-resistance flatness	$V_{\rm S} = -15$ V to +15 V I_{\rm D} = -10 mA	- 40°C to +85°C			0.5	Ω
			- 40°C to +125°C			0.5	
R _{ON_DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	- 40°C to +125°C		0.04		Ω/°C
		Switch state is on,	25°C	- 0.7	0.1	0.7	
I _{S(ON)} , I _{D(ON)}	Channel on leakage current ⁽¹⁾	$V_{DD} = 22 \text{ V}, \text{ V}_{SS} = -22 \text{ V}$	- 40°C to +85°C	- 2		2	nA
·D(ON)		$V_{\rm S} = V_{\rm D} = \pm 15 \rm V$	- 40°C to +125°C	- 15		15	
FAULT CONDI	TION	1					
I _{S(FA)}	Input leakage current during overvoltage	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{FP} = 22 \text{ V}, V_{SS} = V_{FN} = -22 \text{ V}$	- 40°C to +125°C		±95		μA
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0\text{V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 \text{ V}$	- 40°C to +125°C		±135		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0\text{V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = \text{floating}$	- 40°C to +125°C		±140		μA
		$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$	25°C	- 50	±10	50	nA
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = V_{FP} = 22 \text{ V}, V_{SS} = V_{FN} = -22 \text{ V},$	- 40°C to +85°C	- 70		70	nA
		V _{DR} = 5 V or floating	- 40°C to +125°C	- 90		90	nA
	Output leakage current		25°C	- 700	±500	700	nA
ID(FA) Grounded	during overvoltage with	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 \text{ V}$	- 40°C to +85°C	- 700		700	nA
	grounded supply voltages		- 40°C to +125°C	- 700		700	nA
	Output leakage current		25°C		±0.6		μA
ID(FA) Floating	during overvoltage with	$V_{S} = \pm 60 \text{ V}, \text{GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = \text{floating}$	- 40°C to +85°C		±1.3		μA
	floating supply voltages	UD VSS - VFP - VFN - Houding	- 40°C to +125°C		±2.3		μA
				-			



6.7 ±20 V Dual Supply: Electrical Characteristics (continued)

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Twicel at V_{DD} = +20 V V_{DD} = -20 V T = 25°C (unless otherwise noted)

Typical at V_{DD} = +20 V, V_{SS} =	- 20 V, T _A = 25 C	(unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT	
SWITCHING CH	IARACTERISTICS						
			25°C	150	400		
t _{RESPONSE}	Fault response time	$V_{FP} = 10 \text{ V}, V_{FN} = -10 \text{ V},$ R ₁ = 300 Ω , C ₁ = 12 pF	- 40°C to +85°C		430	ns	
		μ _L = 000 ω, 0 _L = 12 μ	- 40°C to +125°C		450		
			25°C	1100	4500		
t _{RECOVERY}	Fault recovery time	$V_{FP} = 10 V, V_{FN} = -10 V,$ $R_1 = 300 \Omega, C_1 = 12 pF$	- 40°C to +85°C		4900	ns	
			- 40°C to +125°C		4900		
t _{RESPONSE(FLAG)}	Fault flag response time	$V_{FP} = 10 \text{ V}, V_{FN} = -10 \text{ V},$ $V_{PU} = 5 \text{ V}, R_{PU} = 1 \text{ k} \Omega, C_L = 12 \text{ pF}$	- 40°C to +125°C	220		ns	
t _{RECOVERY(FLAG)}	Fault flag recovery time	V_{FP} = 10 V, V_{FN} = - 10 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	1.1		μs	
t _{RESPONSE(DR)}	Fault output response time	V_{FP} = 10 V, V_{FN} = - 10 V, V_{PU} = 5 V, C_L = 12 pF	- 40°C to +125°C	2.7		μs	
X _{TALK}	Intra-channel crosstalk	$ \begin{array}{l} {\sf R}_{\sf S} = 50 \ \ \Omega , {\sf R}_{\sf L} = 50 \ \ \Omega , {\sf C}_{\sf L} = 5 \ {\sf pF}, \\ {\sf V}_{\sf S} = 200 \ {\sf mV}_{\sf RMS}, {\sf V}_{\sf BIAS} = 0 \ {\sf V}, {\sf f} = 1 \ {\sf MHz} \end{array} $	25°C	- 100		dB	
BW	- 3 dB bandwidth (WQFN Package)	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} = 0 \hspace{0.1cm} V \end{array} $	25°C	650		MHz	
BW	- 3 dB bandwidth (TSSOP Package)	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} = 0 \hspace{0.1cm} V \end{array} $	25°C	590		MHz	
I _{LOSS}	Insertion loss	$ \begin{array}{l} R_{S} \texttt{=} 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} R_{L} \texttt{=} 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} C_{L} \texttt{=} 5 \hspace{0.1cm} pF, \\ V_{S} \texttt{=} 200 \hspace{0.1cm} mV_{RMS} \hspace{0.1cm}, \hspace{0.1cm} V_{BIAS} \texttt{=} 0 \hspace{0.1cm} V, \hspace{0.1cm} f \texttt{=} 1 \hspace{0.1cm} MHz \end{array} $	25°C	- 0.7		dB	
THD+N	Total harmonic distortion plus noise		25°C	0.0006		%	
C _{S(ON)} , C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 0 V	25°C	14		pF	
POWER SUPPL	Y						
		$V_{DD} = V_{FP} = 22 V,$	25°C	0.32	0.5		
I _{DD}	V _{DD} supply current	$V_{\rm SS} = V_{\rm FN} = -22 \text{ V},$	- 40°C to +85°C		0.5	mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6	1	
		V _{DD} = V _{FP} = 22 V,	25°C	0.26	0.4		
I _{SS}	V _{SS} supply current	$V_{SS} = V_{FN} = -22 V,$	- 40°C to +85°C		0.4	mA	
		V_{DR} = 0 V, 5 V, or V_{DD}	- 40°C to +125°C		0.5		
I _{GND}	GND current	$V_{DD} = V_{FP} = 22 V, V_{SS} = V_{FN} = -22 V, V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	0.07		mA	
I _{FP}	V _{FP} supply current	$V_{DD} = V_{FP} = 22 V, V_{SS} = V_{FN} = -22 V, V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA	
I _{FN}	V _{FN} supply current	$V_{DD} = V_{FP} = 22 V, V_{SS} = V_{FN} = -22 V, V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA	
		$V_{S} = \pm 60 V.$	25°C	0.27	0.5		
I _{DD(FA)}	V _{DD} supply current under fault	$V_{DD} = V_{FP} = 22 V, V_{SS} = V_{FN} = -22 V,$	- 40°C to +85°C		0.5	mA	
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6		
		V _S = ± 60 V.	25°C	0.2	0.3	0.3	
I _{SS(FA)}	V _{SS} supply current under fault	$V_{S} = \pm 60 V$, $V_{DD} = V_{FP} = 22 V$, $V_{SS} = V_{FN} = -22 V$,	- 40°C to +85°C		0.3 mA		
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C				
I _{GND(FA)}	GND current under fault	V _S = ± 60 V,	25°C	0.15		mA	
I _{FP(FA)}	V _{FP} supply current under fault	$V_{DD} = V_{FP} = 22 V, V_{SS} = V_{FN} = -22 V,$	25°C	10		μA	
I _{FN(FA)}	V _{FN} supply current under fault	$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA	

(1) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.8 12 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25 \ ^{\circ}\! C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
		$V_{\rm S} = 0$ V to 7.8 V, $I_{\rm S} = -10$ mA	25°C		8.3	11	Ω
R _{ON}	On-resistance	$V_{\rm S}$ = 0 V to 7.8 V, I _S = -10 mA	- 40°C to +85°C			15	Ω
		$V_{\rm S}$ = 0 V to 7.8 V, I _S = -10 mA	- 40°C to +125°C			18	Ω
			25°C		0.05	0.5	
ΔR_{ON}	On-resistance mismatch between channels	$V_{S} = 0 V \text{ to } 7.8 V,$ $I_{S} = -10 \text{ mA}$	- 40°C to +85°C			0.6	Ω
			- 40°C to +125°C			0.7	
			25°C		0.05	0.4	
R _{FLAT}	On-resistance flatness	$V_{S} = 0 V \text{ to } 7.8 V,$ $I_{S} = -10 \text{ mA}$	- 40°C to +85°C			0.5	Ω
			- 40°C to +125°C			0.5	
R _{ON_DRIFT}	On-resistance drift	V _S = 6 V, I _S = - 10 mA	- 40°C to +125°C		0.04		Ω/°C
		Switch state is on,	25°C	- 0.7	0.1	0.7	
I _{S(ON)} ,	Output on leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V,	- 40°C to +85°C	- 2		2	nA
I _{D(ON)}		$V_{\rm S} = V_{\rm D} = 1 \text{ V}/10 \text{ V},$	- 40°C to +125°C	- 14		14	
FAULT CONDI	TION	1					
I _{S(FA)}	Input leakage current during overvoltage		- 40°C to +125°C		±145		μA
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 \text{ V}$	- 40°C to +125°C		±135		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages		- 40°C to +125°C		±140		μA
		V _S = ± 60 V, GND = 0V,	25°C	- 20	±2	20	
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = V_{FP} = 13.2 \text{ V}, \text{ V}_{SS} = \text{V}_{FN} = 0 \text{ V},$	- 40°C to +85°C	- 30		30	nA
		$V_{DR} = 5 V \text{ or floating}$	- 40°C to +125°C	- 50		50	
	Output lookage surrant		25°C	- 30	±10	30	
ID(FA) Grounded	Output leakage current during overvoltage with	$V_{S} = \pm 60 V, GND = 0 V,$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 V$	- 40°C to +85°C	- 50		50 nA	nA
	grounded supply voltages	UD - VSS - VFP - VFN - O V	- 40°C to +125°C	- 90		90	
			25°C		±0.6		
D(FA) Floating	Output leakage current during overvoltage with	$V_{S} = \pm 60 V$, GND = 0 V, $V_{DD} = V_{SS} = V_{FP} = V_{FN} = $ floating	- 40°C to +85°C		±1.3		μA
. ,	floating supply voltages	$v_{DD} - v_{SS} - v_{FP} - v_{FN} = noaung$	- 40°C to +125°C	_	±2.3		

6.8 12 V Single Supply: Electrical Characteristics (continued)

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SWITCHING CH	ARACTERISTICS					
			25°C	500	600	
RESPONSE	Fault response time	$V_{FP} = 8 V, V_{FN} = 0 V,$ $R_1 = 300 \Omega, C_1 = 12 pF$	- 40°C to +85°C		650	ns
			- 40°C to +125°C		700	
			25°C	850	2400	
RECOVERY	Fault recovery time	V _{FP} = 8 V, V _{FN} = 0 V, R _I = 300 Ω, C _I = 12 pF	- 40°C to +85°C		2900	ns
		ιτ <u>μ</u> = 500 ss, θ <u>μ</u> = 12 μι	- 40°C to +125°C		2900	
RESPONSE(FLAG)	Fault flag response time	V_{FP} = 8 V, V_{FN} = 0 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	110		ns
t _{RECOVERY(FLAG)}	Fault flag recovery time	V_{FP} = 8 V, V_{FN} = 0 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	0.8		μs
t _{RESPONSE} (DR)	Fault output response time	V_{FP} = 8 V, V_{FN} = 0 V, R_L = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	3		μs
X _{TALK}	Inter-channel crosstalk	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV_{RMS}, V_{BIAS} = 2 V, f = 1 MHz	25°C	- 100		dB
BW	- 3 dB bandwidth (WQFN Package)	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} = 2 \hspace{0.1cm} V \end{array} $	25°C	620		MHz
BW	- 3 dB bandwidth (TSSOP Package)	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV_{RMS}, V_{BIAS} = 2 V	25°C	560		MHz
I _{LOSS}	Insertion loss	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV_{RMS}, V_{BIAS} = 2 V, f = 1 MHz	25°C	- 0.7		dB
THD+N	Total harmonic distortion plus noise		25°C	0.0007		%
C _{S(ON)} , C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 6 V	25°C	16		pF
POWER SUPPL	Ŷ					-
		V _{DD} = V _{FP} = 13.2 V,	25°C	0.3	0.5	mA
DD	V _{DD} supply current	$V_{SS} = V_{FN} = 0 V,$	- 40°C to +85°C		0.5	mA
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6	mA
I _{GND}	GND current	$ \begin{array}{l} V_{DD} = V_{FP} = 13.2 \text{ V}, \\ V_{SS} = V_{FN} = 0 \text{ V}, \\ V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD} \end{array} $	25°C	0.06		mA
I _{FP}	V _{FP} supply current	$ \begin{array}{l} V_{DD} = V_{FP} = 13.2 \text{ V}, \\ V_{SS} = V_{FN} = 0 \text{ V}, \\ V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD} \end{array} $	25°C	10		μA
I _{FN}	V _{FN} supply current	$ \begin{array}{l} V_{DD} = V_{FP} = 13.2 \text{ V}, \\ V_{SS} = V_{FN} = 0 \text{ V}, \\ V_{DR} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD} \end{array} $	25°C	10		μA
		V = 1 60 V	25°C	0.32	0.5	mA
DD(FA)	V _{DD} supply current under fault	V _S = ± 60 V, V _{DD} = V _{FP} = 13.2 V, V _{SS} = V _{FN} = 0 V,	- 40°C to +85°C		0.5	mA
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6	mA
GND(FA)	GND current under fault		25°C	0.16		mA
FP(FA)	V _{FP} supply current under fault	$V_{S} = \pm 60 V,$ $V_{DD} = V_{FP} = 13.2 V, V_{SS} = V_{FN} = 0 V,$ $V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA
I _{FN(FA)}	V _{FN} supply current under fault	$V_{S} = \pm 60 V,$ $V_{DD} = V_{FP} = 13.2 V, V_{SS} = V_{FN} = 0 V,$ $V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA

(1) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.9 36 V Single Supply: Electrical Characteristics

 V_{DD} = +36 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +36 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	гсн						
			25°C		8.3	11	-
R _{ON}	On-resistance	$V_{\rm S} = 0 \text{ V to } 30 \text{ V},$ $I_{\rm S} = -10 \text{ mA}$	- 40°C to +85°C			14	Ω
			- 40°C to +125°C			17	
			25°C		0.05	0.5	
ΔR_{ON}	On-resistance mismatch between channels	$V_{\rm S} = 0$ V to 30 V, $I_{\rm S} = -10$ mA	- 40°C to +85°C			0.6	Ω
			- 40°C to +125°C			0.7	0.7
			25°C		0.06	0.9	
R _{FLAT}	On-resistance flatness	$V_{\rm S} = 0$ V to 30 V, $I_{\rm S} = -10$ mA	- 40°C to +85°C			1.1	Ω
		-	- 40°C to +125°C			1.3	
R _{ON_DRIFT}	On-resistance drift	$V_{\rm S}$ = 18 V, I _S = - 10 mA	- 40°C to +125°C		0.04		Ω/°C
		Switch state is on,	25°C	- 0.7	0.2	0.7	
I _{S(ON)} , I _{D(ON)}	Output on leakage current ⁽¹⁾	V _{DD} = 39.6 V, V _{SS} = 0 V,	- 40°C to +85°C	- 2		2	nA
D(ON)		V _S = V _D = 1 V/ 30 V	- 40°C to +125°C	- 15		15	
FAULT CONDI	TION						
I _{S(FA)}	Input leakage current during overvoltage	$V_{S} = 60 / -40 V$, GND = 0 V, $V_{DD} = V_{FP} = 39.6 V$, $V_{SS} = V_{FN} = 0 V$	- 40°C to +125°C		±98		μA
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	$V_{S} = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 \text{ V}$	- 40°C to +125°C		±135		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages		- 40°C to +125°C		±140		μA
		V _S = 60 / - 40 V, GND = 0 V,	25°C	- 20	±2	20	-
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = V_{FP} = 39.2 \text{ V}, V_{SS} = V_{FN} = 0 \text{ V},$	- 40°C to +85°C	- 30		30	nA
	gg-	$V_{DR} = 5 V \text{ or floating}$	- 40°C to +125°C	- 50		50	
	Output leakage current		25°C	- 30	±10	30	30
ID(FA) Grounded	during overvoltage with	$V_{S} = \pm 60 V, GND = 0 V,$ $V_{DD} = V_{SS} = V_{FP} = V_{FN} = 0 V$	- 40°C to +85°C	- 50		50	nA
	grounded supply voltages		- 40°C to +125°C	- 90		90	
	Output leakage current		25°C		±0.6		
ID(FA) Floating	during overvoltage with	$V_{S} = \pm 60 V$, GND = 0 V, $V_{DD} = V_{SS} = V_{FP} = V_{FN} = $ floating	- 40°C to +85°C		±1.3		μA
	floating supply voltages	VDD - VSS - VFP - VFN - IIOaurig	- 40°C to +125°C		±2.3		

6.9 36 V Single Supply: Electrical Characteristics (continued)

 V_{DD} = +36 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +36 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SWITCHING CH	ARACTERISTICS					
			25°C	150	310	
RESPONSE	Fault response time	V _{FP} = 18 V, V _{FN} = 0 V, R _I = 300 Ω, C _I = 12 pF	- 40°C to +85°C		330	ns
		τ <u>μ</u> = 000 ω, 0 <u>μ</u> = 12 μ	- 40°C to +125°C		350	
			25°C	1100	2200	
RECOVERY	Fault recovery time	V _{FP} = 18 V, V _{FN} = 0 V, R _I = 300 Ω, C _I = 12 pF	- 40°C to +85°C		2700	ns
			- 40°C to +125°C		2700	
RESPONSE(FLAG)	Fault flag response time	V_{FP} = 18 V, V_{FN} = 0 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	110		ns
RECOVERY(FLAG)	Fault flag recovery time	V_{FP} = 18 V, V_{FN} = 0 V, V_{PU} = 5 V, R_{PU} = 1 k Ω , C_L = 12 pF	- 40°C to +125°C	0.8		μs
RESPONSE(DR)	Fault output response time	$\label{eq:VFP} \begin{array}{l} V_{FP} = 8 \ V, \ V_{FN} = 0 \ V, \\ R_{L} = 1 \ k^{\Omega} , \ C_{L} = 12 \ pF \end{array}$	- 40°C to +125°C	2.7		μs
X _{TALK}	Inter-channel crosstalk	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \textnormal{m} \hspace{0.1cm} V_{RMS}, \hspace{0.1cm} V_{BIAS} = 2 \hspace{0.1cm} V, \hspace{0.1cm} f = 1 \hspace{0.1cm} MHz \end{array} $	25°C	- 100		dB
BW	⁻ 3 dB bandwidth (WQFN Package)	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm} , \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} = 2 \hspace{0.1cm} V \end{array} $	25°C	600		MHz
BW	− 3 dB bandwidth (TSSOP Package)	$ \begin{array}{l} R_{S} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} R_{L} = 50 \hspace{0.1cm} \Omega \hspace{0.1cm}, \hspace{0.1cm} C_{L} = 5 \hspace{0.1cm} pF, \\ V_{S} = 200 \hspace{0.1cm} mV_{RMS}, \hspace{0.1cm} V_{BIAS} = 2 \hspace{0.1cm} V \end{array} $	25°C	580		MHz
LOSS	Insertion loss	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV_{RMS}, V_{BIAS} = 2 V, f = 1 MHz	25°C	- 0.7		dB
THD+N	Total harmonic distortion plus noise		25°C	0.0006		%
C _{S(ON)} , C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 18 V	25°C	17		pF
POWER SUPPL	Y		I.			
			25°C	0.3	0.5	
DD	V _{DD} supply current	$V_{DD} = V_{FP} = 39.6 V, V_{SS} = V_{FN} = 0 V, V_{DR} = 0 V, 5 V, or V_{DD}$	- 40°C to +85°C		0.5	mA
			- 40°C to +125°C		0.6	
ss	V _{SS} supply current	$V_{DD} = V_{FP} = 39.6 V V_{SS} = V_{FN} = 0 V,$ $V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	0.25		mA
GND	GND current	$V_{DD} = V_{FP} = 39.6 \text{ V}, V_{SS} = V_{FN} = 0 \text{ V}, V_{DR} = 5 \text{ V}, \text{ or } V_{DD}$	25°C	0.07		mA
FP	V _{FP} supply current	$ V_{\text{DD}} = V_{\text{FP}} = 39.6 \text{ V}, V_{\text{SS}} = V_{\text{FN}} = 0 \text{ V}, \\ V_{\text{DR}} = 5 \text{ V}, \text{ or } V_{\text{DD}} $	25°C	10		μA
FN	V _{FN} supply current	$V_{DD} = V_{FP} = 39.6 \text{ V}, V_{SS} = V_{FN} = 0 \text{ V}, \\ V_{DR} = 5 \text{ V}, \text{ or } V_{DD}$	25°C	10		μA
		$V_{\rm S} = 60 / - 40 V_{\rm N}$	25°C	0.32	0.5	
DD(FA)	V _{DD} supply current under fault	$V_{DD} = V_{FP} = 39.6 \text{ V}, V_{SS} = V_{FN} = 0 \text{ V},$	- 40°C to +85°C		0.5	mA
		$V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	- 40°C to +125°C		0.6	
SS(FA)	V _{SS} supply current under fault		25°C	0.18		mA
GND(FA)	GND current under fault		25°C	0.12		mA
FP(FA)	V _{FP} supply current under fault	$V_{S} = 60 / - 40 V,$ $V_{DD} = V_{FP} = 39.6 V, V_{SS} = V_{FN} = 0 V,$ $V_{DR} = 0 V, 5 V, \text{ or } V_{DD}$	25°C	10		μA



6.9 36 V Single Supply: Electrical Characteristics (continued)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +36 \; V \pm 10\%, \, V_{SS} = 0 \; V, \, GND = 0 \; V \; (unless \; otherwise \; noted) \\ \hline Typical \; at \; V_{DD} = +36 \; V, \, V_{SS} = 0 \; V, \; T_A = 25 \ensuremath{\,^\circ} \ensuremath{C} \ensuremath{\,^\circ} \ensuremath{C} \ensuremath{\,^\circ} \ensuremath{C} \ensuremath{\,^\circ} \ensuremath{o} \ensuremath{o} \ensuremath{O} \ensuremath{o} \ensuremath{O} \ensuremath{o} \ensuremath{^\circ} \ensuremath{O} \ensuremath{\circ} \ensuremath{O} \e$


	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
I _{FN(FA)}	V _{FN} supply current under fault	$ \begin{array}{l} V_{S} = 60 \; / \; -40 \; V, \\ V_{DD} = V_{FP} = 39.6 \; V, \; V_{SS} = V_{FN} = \; 0 \; V, \\ V_{DR} = 0 \; V, \; 5 \; V, \; or \; V_{DD} \end{array} $	25°C		10		μA

(1) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.10 Typical Characteristics


at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = -15 V (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated




at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = - 15 V (unless otherwise noted)




Copyright © 2023 Texas Instruments Incorporated



at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = -15 V (unless otherwise noted)




at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = - 15 V (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated




at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = $\,$ – 15 V (unless otherwise noted)





at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = $\,$ – 15 V (unless otherwise noted)





7 Parameter Measurement Information

7.1 On-Resistance

The TMUX7462F's on-resistance is the ohmic resistance across the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in \mathbb{X} 7-1. $\triangle R_{ON}$ represents the difference between the R_{ON} of any two channels, while R_{ON_FLAT} denotes the flatness that is defined as the difference between the maximum and minimum value of on-resistance measured over the specified analog signal range.





图 7-1. On-Resistance Measurement Setup

7.2 On-Leakage Current

Source on-leakage current $(I_{S(ON)})$ and drain on-leakage current $(I_{D(ON)})$ denotes the channel leakage currents when the switch is in the on state. $I_{S(ON)}$ is measured with the drain floating, while $I_{D(ON)}$ is measured with the source floating. \boxtimes 7-2 shows the circuit used for measuring the on-leakage currents.







7.3 Input and Output Leakage Current under Overvoltage Fault

If any of the source pin voltage goes above the fault supplies (V_{FP} or V_{FN}) by one threshold voltage (V_T), the TMUX7462F's overvoltage protection feature is triggered to turn off the switch under fault, keeping the fault channel in the high-impedance state. $I_{S(FA)}$ and $I_{D(FA)}$ denotes the input and output leakage current under overvoltage fault conditions, respectively. The supply (or supplies) can either be in normal operating condition (\mathbb{X} 7-3) or abnormal operating condition (\mathbb{X} 7-4) when the overvoltage fault occurs. The supply (or supplies) can either be unpowered ($V_{DD}=V_{SS}=V_{FN}=V_{FP}=0$ V), floating ($V_{DD}=V_{SS}=V_{FN}=V_{FP}=No$ Connection), or at any level that is below the undervoltage (UV) threshold during abnormal operating conditions.




图 7-3. Measurement Setup for Input and Output Leakage Current Under Overvoltage Fault with Normal Supplies




图 7-4. Measurement Setup for Input and Output Leakage Current Under Overvoltage Fault with Unpowered or Floating Supplies



7.4 Fault Response Time

Fault response time ($t_{RESPONSE}$) measures the delay between the source voltage exceeding the fault supply voltage (V_{FP} or V_{FN}) by 0.5V and the drain voltage failing to 90% of the fault supply voltage exceeded. [2] 7-5 shows the setup used to measure $t_{RESPONSE}$.




图 7-5. Fault Response Time Measurement Setup

7.5 Fault Recovery Time

Fault recovery time ($t_{RECOVERY}$) measures the delay between the source voltage falling from overvoltage condition to below fault supply voltage (V_{FP} or V_{FN}) plus 0.5 V and the drain voltage rising from 0V to 50% of the fault supply voltage exceeded. \boxtimes 7-6 shows the setup used to measure $t_{RECOVERY}$.




图 7-6. Fault Recovery Time Measurement Setup



7.6 Fault Flag Response Time

Fault flag response time ($t_{RESPONSE(FLAG)}$) measures the delay between the source voltage exceeding the fault supply voltage (V_{FP} or V_{FN}) by 0.5 V and the general fault flag (FF) pin to go below 10% of its original value. 7-7 shows the setup used to measure $t_{RESPONSE(FLAG)}$.




图 7-7. Fault Flag Response Time Measurement Setup

7.7 Fault Flag Recovery Time

Fault flag recovery time ($t_{RECOVERY(FLAG)}$) measures the delay between the source voltage falling from the overvoltage condition to below the fault supply voltage (V_{FP} or V_{FN}) plus 0.5 V and the general fault flag (FF) pin to rise above 3 V with 5 V external pull-up. \mathbb{X} 7-8 shows the setup used to measure $t_{RECOVERY(FLAG)}$.




图 7-8. Fault Flag Recovery Time Measurement Setup



7.8 Fault Drain Enable Time

 $t_{RESPONSE(DR)}$ represents the delay between the voltage at the DR pin falling from a high to low signal and the output of the drain pin reaching 90% of the fault supplies (V_{FP} or V_{FN}). $t_{RESPONSE(DR)}$ is a measure of how quickly the internal pull-up engages in response to the DR pin. [8] 7-9 shows the setup used to measure $t_{RESPONSE(DR)}$.




图 7-9. Fault Drain Enable Time Measurement Setup

7.9 Inter-Channel Crosstalk

图 7-10 and 方程式 1 shows how the inter-channel crosstalk (X_{TALK(INTER)}) is measured as the voltage at the source pin (Sx) of an on-switch input, when a 1-V_{RMS} signal is applied at the source pin of an on-switch input in a different channel.




图 7-10. Inter-Channel Crosstalk Measurement Setup

Inter – channel Crosstalk =
$$20 \times Log \frac{V_{OUT}}{V_S}$$

(1)



7.10 Bandwidth

Bandwidth (BW) is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the TMUX7462F's drain pin (D or Dx). 图 7-11 and 方程式 2 shows the setup used to measure bandwidth of the switch.




图 7-11. Bandwidth Measurement Setup

$$Bandwidth = 20 \times Log \, \frac{V_{OUT}}{V_S} \tag{2}$$

7.11 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the multiplexer output. The on-resistance of the TMUX7462F varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. $\boxed{8}$ 7-12 shows the setup used to measure THD+N of the devices.




图 7-12. THD+N Measurement Setup




8 Detailed Description

8.1 Overview

The TMUX7462F is a four-channel protector that can be placed in series with the signal path to protect sensitive components downstream from overvoltage faults. The channel protector prevents overvoltages in both powered and powered-off conditions, making it suitable for applications where correct power supply sequencing cannot be precisely controlled. The powered-off condition includes floating power supplies, grounded power supplies, or power supplies at any level that are below the undervoltage (UV) threshold. The internal switch is turned-on and turned-off autonomously based on the fault situation without the need of external controls, making the device extremely easy to implement in the system. The primary supply voltages define the on-resistance profile, while the secondary supply voltages define the voltage level at which the overvoltage protection engages. The device works well with dual supplies (± 5 V to ± 22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Flat ON-Resistance

The TMUX7462F are designed with a special switch architecture to produce ultra-flat on-resistance (R_{ON}) across most of the switch input operation region. The flat R_{ON} response allows the device to be used in precision sensor applications since the R_{ON} is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

8.3.2 Protection Features

The TMUX7462F offers a number of protection features to enable robust system implementations.

8.3.2.1 Input Voltage Tolerance

The maximum voltage that can be applied to any source input pin is +60 V or -60 V, allowing the device to handle typical voltage fault conditions in industrial applications. Take caution: the device has different maximum stress ratings across different pin combinations and are defined as the following:

1. Between source pins and supply rails: 85 V

For example, if the device is powered by V_{DD} supply of 25 V, then the maximum negative signal level on any source pin is -60 V. If the device is powered by V_{DD} supply of 40 V, then the maximum negative signal level on any source pin is reduced to -45 V to maintain the 85 V maximum rating across the source pin and the supply.

2. Between source pins and drain pin of the same channel: 85 V

For example, if the DR pin is left floating and an overvoltage voltage fault of -60 V occurs on the source pin S1, then the maximum positive voltage signal level driven on the drain pin channel D1 is 25 V to maintain the 85 V maximum rating across the source pin and the drain pin.



8.3.2.2 Powered-Off Protection

The source (Sx) pins of the device remain in the high impedance (Hi-Z) state, and the device performance remains within the leakage performance specifications when the supplies of TMUX7462F are removed (V_{DD}/V_{SS} = 0 V or floating) or at a level that is below the undervoltage (UV) threshold. Powered-off protection minimizes system design complexity by removing the need to control the system's power supply sequencing. The feature prevents errant voltages on the input source pins from reaching the rest of the system and maintains isolation when the system is powering up. Without powered-off protection, signal on the input source pins can back-power the supply rails through internal ESD diodes and cause potential damage to the system.

A GND reference must always be present to for proper operation. Source and drain voltage levels of up to ± 60 V are blocked in the powered-off condition.

8.3.2.3 Fail-Safe Logic

Fail-Safe logic circuitry allows voltages on the control input pin (DR) to be applied before the supply pins. This eliminates the need for power sequencing of the logic signals and protects the device from potential damage. The control inputs are protected against positive faults of up to +44 V in the powered-off condition, but do not offer protection against a negative overvoltage condition.

8.3.2.4 Overvoltage Protection and Detection

The TMUX7462F detects overvoltage inputs by comparing the voltage on a source pin (Sx) with the fault supplies (V_{FP} and V_{FN}). A signal is considered overvoltage if it exceeds the fault supply voltages by the threshold voltage (V_T).

The switch automatically turns OFF and the source pin becomes high impedance so that only small leakage currents flow through the switch when an overvoltage is detected. The drain pin (Dx) behavior can be adjusted by controlling the drain response (DR) pin in the following ways:

1. DR pin floating or driven above VIH:

If the DR pin is driven about VIH level of the pin, then the drain pin becomes high impedance (Hi-Z) upon overvoltage fault.

2. DR driven below V_{IL}:

If the DR pin is driven below VIL level of the pin, then the drain pin (Dx) is pulled to the supply that was exceeded. For example, if the source voltage exceeds V_{FP} , then the drain output is pulled to V_{FP} . If the source voltage exceeds V_{FN} , then the drain output is pulled to V_{FN} . The pull-up impedance is approximately 40 k Ω , and as a result, the drain current is limited to roughly 1 mA during a shorted load (to GND) condition.

图 8-1 shows a detailed view of the how the DR pin controls the output state of the drain pin under a fault scenario.




图 8-1. Detailed Functional Diagram

 V_{FP} and V_{FN} are required fault supplies that set the level at which the overvoltage protection is engaged. V_{FP} can be supplied from 3 V to V_{DD} , while the V_{FN} can be supplied from V_{SS} to 0 V. If the fault supplies are not available in the system, then the V_{FP} pin must be connected to V_{DD} , while the V_{FN} pin must be connected to V_{SS} . In this case, the overvoltage protection then engages at the primary supply voltages V_{DD} and V_{SS} .



8.3.2.5 Latch-Up Immunity

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-up condition typically requires a power cycle to eliminate the low impedance path.

An insulating oxide layer is placed on top of the silicon substrate to prevent any parasitic junctions from forming in the TMUX7462F devices. As a result, the devices are latch-up immune under all circumstances by device construction.

8.3.2.6 EMC Protection

The TMUX7462F is not intended for standalone electromagnetic compatibility (EMC) protection in industrial applications. There are three common high voltage transient specifications that govern industrial high voltage transient specifications: IEC61000-4-2 (ESD), IEC61000-4-4 (EFT), and IEC61000-4-5 (surge immunity). A transient voltage suppressor (TVS), along with some low-value series current limiting resistor, are required to prevent source input voltages from going above the rated ± 60 V limits.

It is critical to ensure that the maximum working voltage is greater than the normal operating range of the input source pins protected and any known system common-mode overvoltage that may be present due to incorrect wiring, loss of power, or short circuit when selecting a TVS protection device. 🛛 8-2 shows an example of the proper design window when selecting a TVS device.

Region 1 denotes the normal operation region of TMUX7462F, where the input source voltages stay below the fault supplies V_{FP} and V_{FN} . Region 2 represents the range of possible persistent DC (or long duration AC overvoltage fault) presented on the source input pins. Region 3 represents the margin between any known DC overvoltage level and the absolute maximum rating of the TMUX7462F. The TVS breakdown voltage must be selected to be less than the absolute maximum rating of the TMUX7462F, but greater than any known possible persistent DC or long duration AC overvoltage fault to avoid triggering the TVS inadvertently. Region 4 represents the margin the system designers must impose when selecting the TVS protection device to prevent accidental triggering the ESD cells of the TMUX7462F.




图 8-2. System Operation Regions and Proper Region of Selecting a TVS Protection Device



8.3.3 Overvoltage Fault Flags

The voltages on TMUX7462F's source input pins are continuously monitored, and the status of whether an overvoltage condition occurs is indicated by an active low general fault flag (FF). The voltage on the FF pin indicates if any of the source input pins are experiencing an overvoltage condition. If any source pin voltage exceeds the fault supply voltages by a V_T, the FF output is pulled-down to below V_{OL}. The FF pin is an open-drain output, and external pull-up resistors of 1 k Ω are recommended. The pull-up voltage can be in the range of 1.8 V to 5.5 V, depending on the controller voltage the device interfaces with.

8.3.4 Bidirectional Operation

The TMUX7462F conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each signal path has very similar characteristics in both directions; however, it is noted that the overvoltage protection is implemented only on the source (Sx) side. The voltage on the drain is only allowed to swing between V_{FP} and V_{FN} and no overvoltage protection is available on the drain side.

The primary supplies (V_{DD} and V_{SS}) define the on-resistance profile of the switch channel, whereas the fault voltage supplies (V_{FP} and V_{FN}) define the signal range that can be passed through from source to drain of the device. It is good practice to use voltages on V_{FP} and V_{FN} that are lower than V_{DD} and V_{SS} to take advantage of the flat on-resistance region of the device for better input-to-output linearity. The flattest on-resistance region extends from V_{SS} to roughly 3 V below V_{DD}. Once the signal is within 3 V of V_{DD} the on-resistance will exponentially increase and may impact desired signal transmission.

8.4 Device Functional Modes

The TMUX7462F offers two modes of operation (Normal mode and Fault mode) depending on whether any of the input pins experience an overvoltage condition.

8.4.1 Normal Mode

In Normal mode operation, signals of up to V_{FP} and V_{FN} can be passed through the switch from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). The following conditions must be satisfied for the switch to stay in the ON condition:

- The difference between the primary supplies (V_{DD} V_{SS}) must be higher or equal to 8 V.
- V_{FP} must be between 3 V and V_{DD} , and V_{FN} must be between V_{SS} and 0 V.
- The input signals on the source (Sx) or the drain (Dx) must be between V_{FP} + V_T and V_{FN} V_T .

8.4.2 Fault Mode

The TMUX7462F enters into the Fault mode when any of the input signals on the source (Sx) pins exceed V_{FP} or V_{FN} by a threshold voltage V_T . The switch input experiencing the fault automatically turns off, and the source pin becomes high impedance with negligible amount of leakage current flowing through the switch under the overvoltage condition. For how the drain pin (Dx) behavior under the Fault mode can be programmed, refer to \ddagger 8.3.2.4. The general fault flag (FF) is asserted low in the Fault mode.

The overvoltage protection is provided only for the source (Sx) input pins. The drain (Dx) pin, if used as signal input, must stay in between V_{FP} and V_{FN} at all time since no overvoltage protection is implemented on the drain pin.

8.4.3 Truth Table

 $\frac{1}{8}$ 8-1 provides the truth tables for the TMUX7462F. Each switch is independently controlled by its own select pin.

DR PIN STATE	Dx State During Fault Condition
0	Pulled up to V_{FP} or V_{FN}
1	Open (HI-Z)

表 8-1. TMUX7462F Truth Table



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The TMUX7462F is part of the fault protected switches and multiplexers family of devices. The ability to protect downstream components from overvoltage events up to ± 60 V and latch-up immunity features makes these switches and multiplexers suitable for harsh environments.

9.2 Typical Application

The need to monitor remote sensors is common among factory automation control systems. For example, an analog input module or mixed module (AI, AO, DI, and DO) of a programmable logic controller (PLC) will interface to a field transmitter to monitor various process sensors at remote locations around the factory. A switch or multiplexer is often used to connect multiple inputs from the system and reduce the number of downstream channels.

There are a number of fault cases that may occur that can be damaging to many of the integrated circuits. Such fault conditions may include, but are not limited to, human error due to miswiring, component failure, wire shorts, electromagnetic interference (EMI), transient disturbances, and more.




图 9-1. Typical Application



9.2.1 Design Requirements

PARAMETER	VALUE							
Positive supply (V _{DD}) mux	+15 V							
Negative supply (V _{SS}) mux	-15 V							
Power board supply voltage	24 V							
Input or output signal range non-faulted	-10 V to 10 V							
Overvoltage protection levels	-60 V to 60 V							
Control logic thresholds	1.8 V compatible, up to 44 V							
Temperature range	-40°C to +125°C							

表 9-1. Design Parameters

9.2.2 Detailed Design Procedure

The TMUX7462F device's normal operation is to provide fault protection for the system while minimizing the control logic signals required to route across the PCB. The device works as a channel protector by allowing the signals to pass when in the valid voltage range, and opening the switch if there is a fault case. A fault protected switch can add extra robustness to the system against fault conditions while also reducing the number of components required to interface with the physical input channels.

The application shows two channels of the TMUX7462F connected as analog outputs and two channels connected as analog inputs to the PLC system. The analog input channels utilize the TMUX7462F to protect down stream operational amplifiers that are operating at a lower supply voltage than the multiplexer. The TMUX7462F only has overvoltage protection on the source pins, therefore these pins are connected to the external system connector on the analog output channels. If there is a miswiring or wire short issue on the connectors, the channel protector will open the switch channel to help prevent long term fault conditions from damaging the DAC.

If there is a fault condition, the drain pin of the channels can either be pulled up to the fault supply voltage (V_{FP} and V_{FN}) through a 40 k Ω resistor or be left floating depending on the state of the DR pin. This can be configured to match the system requirements on how to handle a fault condition.

9.2.3 Application Curves

The example application utilizes adjustable fault threshold voltages of the TMUX7462F to allow for protection of downstream components operating on lower supply voltages. 图 9-2 shows an example of positive overvoltage fault response with a fast fault ramp rate of 60 V/us. 图 9-3 shows the extremely flat on-resistance across source voltage while operating within the fault threshold voltage levels for many supply voltage scenarios. These features make the TMUX7462F an excellent solution for data acquisition applications that may face various fault conditions but also require excellent linearity and low distortion.



8 10





图 9-2. Positive Overvoltage Response



9.3 Power Supply Recommendations

The TMUX7462F operates across a wide supply range of ± 5 V to ± 22 V (8 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V. For improved supply noise immunity, use a supply decoupling capacitor ranging from 1 µF to 10 µF at the V_{DD} and V_{SS} pins to ground. Always ensure the ground (GND) connection is established before supplies are ramped.

The fault supplies (V_{FP} and V_{FN}) provide the current required to operate the fault protection, and thus, must be low impedance supplies. They can be derived from the primary supplies by using a resistor divider and buffer or be an independent supply rail. The fault supplies must not exceed the primary supplies as it might cause unexpected behavior of the switch. Use a supply decoupling capacitor ranging from 1 μ F to 10 μ F at the V_{FP} and V_{FN} pins to ground for improved supply noise immunity.

The positive supply, V_{DD} , must be ramped before the positive fault rail, V_{FP} , for proper power sequencing of the TMUX7462F. Similarly, the negative supply, V_{SS} , must be ramped before the negative fault voltage rail, V_{FN} .

9.4 Layout

9.4.1 Layout Guidelines

The following images shows an example of a PCB layout with the TMUX7462F. Some key considerations are as follows:

- Decouple the V_{DD} and V_{SS} pins with a 1-µF capacitor, placed as close to the pin as possible. Make sure that
 the capacitor voltage rating is sufficient for the supplies.
- Multiple decoupling capacitors can be used if their is a lot of noise in the system. For example, a 0.1-µF and 1-µF can be placed on the supply pins. If multiple capacitors are used, then it is recommended to place the lowest value capacitor closest to the supply pin.
- Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.



9.4.2 Layout Example




图 9-4. TSSOP Layout Example




图 9-5. WQFN Layout Example



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, Multiplexers and Signal Switches Glossary
- Texas Instruments, Protection Against Overvoltage Events, Miswiring, and Common Mode Voltages
- Texas Instruments, Improving Analog Input Modules Reliability Using Fault Protected Multiplexers
- Texas Instruments, Using Latch-Up Immune Multiplexers to Help Improve System Reliability

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7462FPWR	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	(-)	Level-1-260C-UNLIM	-40 to 125	TM7462F	Samples
TMUX7462FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 7462F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

21-Jul-2023



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7462FPWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7462FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7462FPWR	TSSOP	PW	16	3000	356.0	356.0	35.0
TMUX7462FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


RRP0016A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RRP0016A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RRP0016A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司