







CC1352P7 ZHCSO54A - MAY 2021 - REVISED NOVEMBER 2021

CC1352P7 具有集成功率放大器的 SimpleLink™ 高性能多频带无线 MCU

1 特性

无线微处理器

- 功能强大的 48MHz Arm® Cortex®-M4F 处理器
- 704KB 闪存程序存储器
- 256KB ROM, 用于协议和库函数
- 8KB 高速缓存 SRAM
- 具有奇偶校验功能的 144KB 超低泄漏 SRAM, 可 实现高度可靠运行
- 双频带 Sub-1GHz 和 2.4GHz 运行
- 动态多协议管理器 (DMM) 驱动程序
- 可编程无线电包括对 2-(G)FSK、4-(G)FSK、 MSK、OOK、低功耗 Bluetooth® 5.2、IEEE 802.15.4 PHY 和 MAC 的支持
- 支持无线升级 (OTA)

超低功耗传感器控制器

- 具有 4KB SRAM 的自主 MCU
- 采样、存储和处理传感器数据
- 快速唤醒进入低功耗运行
- 软件定义外设;电容式触控、流量计、LCD

低功耗

- MCU 功耗:
 - 2.63mA 有源模式, CoreMark
 - 55 μ A/MHz (运行 CoreMark 时)
 - 0.8 μ A 待机模式, RTC, 144KB RAM
 - 0.1 μ A 关断模式,引脚唤醒
- 超低功耗传感器控制器功耗:
 - 2MHz 模式下为 25.2 μ A
 - 24MHz 模式下为 701 μA
- 无线电功耗:
 - RX:5.4mA(在868MHz条件下)
 - RX: 6.4mA(在2.4GHz条件下)
 - TX:21mA(在+10dBm和2.4GHz条件下)
 - TX: 24.9mA (在 +14dBm 和 868MHz 条件 下)
 - TX:64mA(在+20dBm和915MHz条件下)
 - TX:101mA(在+20dBm和2.4GHz条件下)

无线协议支持

- Thread、Zigbee®、Matter
- 低功耗 Bluetooth® 5.2
- Wi-SUN®
- mioty®
- **Amazon Sidewalk**
- 无线 M-Bus

- SimpleLink™ TI 15.4-stack
- 6LoWPAN
- 专有系统

高性能无线电

- -121dBm (在 2.5kbps 远距离模式下)
- -110dBm (在 50kbps、802.15.4、868MHz 时)
- -104dBm (在低功耗 Bluetooth® 为 125kbps 时)
- 高达 +20dBm 的输出功率,具有温度补偿

法规遵从性

- 适用于符合以下标准的系统:
 - ETSI EN 300 220 接收器类别 1.5 和 2、EN 300 328 LN 303 131 LN 303 204 LN 300 440 类别 2 和 3
 - FCC CFR47 第 15 部分
 - ARIB STD-T108 和 STD-T66

MCU 外设

- · 数字外设可连接至任何 GPIO
- 四个 32 位或八个 16 位通用计时器
- 12 位 ADC、200ksps、8 通道
- 8位 DAC
- 两个比较器
- 可编程电流源
- 两个 UART、两个 SSI、I²C、I²S
- 实时时钟 (RTC)
- 集成温度和电池监控器

信息安全机制

- AES 128 位和 256 位加密加速计
- ECC 和 RSA 公钥硬件加速器
- SHA2 加速器 (包括至 SHA-512 的全套装)
- 真随机数发生器 (TRNG)

开发工具和软件

- LP-CC1352P7 开发套件
- SimpleLink™ CC13xx 和 CC26xx 软件开发套件 (SDK)
- 用于简单无线电配置的 SmartRF™ Studio
- 用于构建低功耗检测应用的 Sensor Controller
- SysConfig 系统配置工具

工作温度范围

- 片上降压直流/直流转换器
- 1.8V 至 3.8V 单电源电压
- -40°C 至 +105°C



封装

- 7mm × 7mm RGZ VQFN48 (26 GPIO)
- · 符合 RoHS 标准的封装

2 应用

- 电网基础设施
 - 智能仪表 电表、水表、燃气表和热量分配表
 - 电网通信 无线通信
 - 电动汽车充电基础设施 交流充电(桩)站
 - 其他替代能源 能量收集
- 楼宇自动化
 - 楼宇安全系统 运动检测器、门窗传感器、玻璃破裂探测器、紧急按钮、电子智能锁和 IP 网络摄像头
 - HVAC 系统 恒温器、环境传感器和 HVAC 控制器

- 防火安全 烟雾和热量探测器、气体检测仪以 及火警控制面板
- 零售自动化
 - 零售自动化和支付应用 电子货架标签和便携式 POS 终端
- 个人电子产品
 - 射频远程控制
 - 智能扬声器、智能显示器和机顶盒
 - 游戏、电子玩具和机器人玩具
 - 可穿戴设备(非医用)、智能追踪器、智能服装 和智能手表
- 无线模块
 - 无线第三方模块包括低功耗*蓝牙*、Thread、 Zigbee、Matter、Wi-SUN®、Amazon Sidewalk、mioty® 和多协议
 - 无线通信模块

3 说明

SimpleLink™ CC1352P7 器件是一款多协议、多频带 Sub-1GHz 和 2.4GHz 无线微控制器 (MCU),支持以下协议:Thread、Zigbee®、低功耗 *Bluetooth*® 5.2、IEEE 802.15.4g、支持 IPv6 的智能对象 (6LoWPAN)、mioty®、Wi-SUN®、专有系统(包括 TI 15.4-Stack(Sub-1GHz 和 2.4GHz))和通过动态多协议管理器 (DMM) 驱动程序实现的并发多协议。CC1352P7 基于 Arm® Cortex® M4F 主处理器,针对电网基础设施、楼宇自动化、零售自动化、个人电子产品和医疗应用中的低功耗无线通信和高级传感功能进行了优化。

CC1352P7 具有由 Arm® Cortex®-M0 驱动的软件定义无线电,支持多个物理层和射频标准。 CC1352P7 支持在 287MHz 至 351MHz、359MHz 至 527MHz、861MHz 至 1054MHz、1076MHz 至 1315MHz 以及 2360MHz 至 2500MHz 频带内运行。通过动态多协议管理器 (DMM) 驱动程序,可在运行时完成 PHY 和频带切换。CC1352P7 具有高效的内置 PA,在 2.4GHz 频带中 TX 支持 +10dBm (21mA) 和 +20dBm (101mA) 的输出功率,在 Sub-1GHz 频带中 TX 支持 +20dBm (64mA) 的输出功率。

在保持 144KB RAM 时,CC1352P7 具有 0.9 μ A 的低待机电流。除了 Cortex® M4F 主处理器,该器件还具有能够实现快速唤醒功能的自主式超低功耗传感器控制器 CPU。例如,传感器控制器能够在系统电流为 1μA 时进行 1Hz ADC 采样。

CC1352P7 具有低 SER (软错误率) FIT (时基故障) ,可延长运行寿命。SRAM 奇偶校验功能始终开启,可更大程度地降低因潜在辐射事件导致的损坏风险。许多客户对产品生命周期的要求为 10 至 15 年或者更久,为了达到这一目标,TI 制定了产品生命周期政策,对产品的寿命和供货连续性作出承诺。

CC1352P7 器件是 SimpleLink™ MCU 平台的一部分,包括 Wi-Fi®、低功耗 *Bluetooth*®、Thread、Zigbee、Wi-SUN®、Amazon Sidewalk、mioty®、Sub-1GHz MCU 和主机 MCU。 CC1352P7 是可扩展产品系列(闪存为32KB 至 704KB)的一部分,具有引脚对引脚兼容的封装选项。通用 SimpleLink™ CC13xx 和 CC26xx 软件开发套件 (SDK) 及 SysConfig 系统配置工具支持产品系列中各器件之间的迁移。SDK 随附了丰富的软件栈、应用示例和 SimpleLink™ Academy 培训课程。有关更多信息,请查看无线连接。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸 (标称值)
CC1352P74T0RGZR	VQFN (48)	7.00mm × 7.00mm

(1) 如需所有可用器件的最新器件、封装和订购信息,请参阅节 11 中的"封装选项附录"或访问 TI 网站。

3.1 功能方框图




图 3-1. CC1352P7 方框图



Table of Contents

1 特性 1	7.18 Timing and Switching Characteristics	24
· · · _ 2 应用	7.19 Peripheral Characteristics	
3 说明	7.20 Typical Characteristics	34
3.1 功能方框图	8 Detailed Description	47
4 Revision History4	8.1 Overview	47
5 Device Comparison	8.2 System CPU	47
6 Terminal Configuration and Functions6	8.3 Radio (RF Core)	48
6.1 Pin Diagram - RGZ Package (Top View)6	8.4 Memory	50
6.2 Signal Descriptions - RGZ Package7	8.5 Sensor Controller	
6.3 Connections for Unused Pins and Modules8	8.6 Cryptography	<mark>52</mark>
7 Specifications9	8.7 Timers	
7.1 Absolute Maximum Ratings9	8.8 Serial Peripherals and I/O	
7.2 ESD Ratings9	8.9 Battery and Temperature Monitor	
7.3 Recommended Operating Conditions9	8.10 µDMA	
7.4 Power Supply and Modules	8.11 Debug	
7.5 Power Consumption - Power Modes	8.12 Power Management	
7.6 Power Consumption - Radio Modes	8.13 Clock Systems	
7.7 Nonvolatile (Flash) Memory Characteristics	8.14 Network Processor	
7.8 Thermal Resistance Characteristics	9 Application, Implementation, and Layout	
7.9 RF Frequency Bands12	9.1 Reference Designs	
7.10 861 MHz to 1054 MHz - Receive (RX)13	9.2 Junction Temperature Calculation	
7.11 861 MHz to 1054 MHz - Transmit (TX)	10 Device and Documentation Support	
7.12 861 MHz to 1054 MHz - PLL Phase Noise	10.1 Device Nomenclature	
Wideband Mode17	10.2 Tools and Software	
7.13 861 MHz to 1054 MHz - PLL Phase Noise	10.3 Documentation Support	
Narrowband Mode18	10.4 支持资源	
7.14 Bluetooth Low Energy - Receive (RX)	10.5 Trademarks	
7.15 Bluetooth Low Energy - Transmit (TX)21	10.6 Electrostatic Discharge Caution	
7.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4	10.7 术语表	63
GHz (OQPSK DSSS1:8, 250 kbps) - RX	11 Mechanical, Packaging, and Orderable	
7.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4	Information	64
GHz (OQPSK DSSS1:8, 250 kbps) - TX23		

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
November 2021	*	Initial Release



5 Device Comparison

表 5-1. Device Family Overview

	₩ 0-1. DCVI			_	
DEVICE	RADIO SUPPORT	FLASH (KB)	RAM (KB)	GPIO	PACKAGE SIZE
CC1310	Sub-1 GHz Wireless M-Bus	32-128	16-20	10-30	RGZ (7-mm × 7-mm VQFN48) RHB (5 mm × 5 mm VQFN32) RSM (4 mm × 4 mm VQFN32)
CC1312R	Sub-1 GHz Wi-SUN [®] Amazon Sidewalk Wireless M-Bus	352-704	80-144	30	RGZ (7-mm × 7-mm VQFN48)
CC1352P	Multiprotocol Sub-1 GHz Wi-SUN® Amazon Sidewalk Wireless M-Bus Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats +20-dBm high-power amplifier	352-704	80-144	26	RGZ (7-mm × 7-mm VQFN48)
CC1352R	Multiprotocol Sub-1 GHz Wi-SUN® Wireless M-Bus Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats	352	80	28	RGZ (7-mm × 7-mm VQFN48)
CC2642R	Bluetooth 5.2 Low Energy 2.4 GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2642R-Q1	Bluetooth 5.2 Low Energy	352	80	31	RTC (7-mm × 7-mm VQFN48)
CC2652R	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats	352-704	80-144	31	RGZ (7-mm × 7-mm VQFN48)
CC2652RB	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652P	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats +19.5-dBm high-power amplifier	352-704	80-144	26	RGZ (7-mm × 7-mm VQFN48)



6 Terminal Configuration and Functions

6.1 Pin Diagram - RGZ Package (Top View)




图 6-1. RGZ (7-mm×7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in 图 6-1 in **bold** have high-drive capabilities:

- Pin 10, DIO_5
- Pin 11, DIO 6
- Pin 12, DIO 7
- · Pin 24, JTAG TMSC
- Pin 26, DIO 16
- Pin 27, DIO_17

The following I/O pins marked in 图 6-1 in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO_24
- Pin 38, DIO 25
- Pin 39, DIO_26
- Pin 40, DIO_27
- Pin 41, DIO_28
- Pin 42, DIO_29
- Pin 43, DIO_30



6.2 Signal Descriptions - RGZ Package

表 6-1. Signal Descriptions - RGZ Package

PIN				tions - RGZ Package
NAME	NO.	- I/O	TYPE	DESCRIPTION
DCDC_SW	33	_	Power	Output from internal DC/DC converter ⁽¹⁾
DCOUPL	23	_	Power	For decoupling of internal 1.27 V regulated digital-supply (2)
DIO_5	10	I/O	Digital	GPIO, high-drive capability
DIO_6	11	I/O	Digital	GPIO, high-drive capability
DIO_7	12	I/O	Digital	GPIO, high-drive capability
DIO_8	14	I/O	Digital	GPIO
DIO_9	15	I/O	Digital	GPIO
DIO_10	16	I/O	Digital	GPIO
DIO_11	17	I/O	Digital	GPIO
DIO_12	18	I/O	Digital	GPIO
DIO_13	19	I/O	Digital	GPIO
DIO_14	20	I/O	Digital	GPIO
DIO_15	21	I/O	Digital	GPIO
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	I/O	Digital	GPIO
DIO_19	29	I/O	Digital	GPIO
DIO_20	30	I/O	Digital	GPIO
DIO_21	31	I/O	Digital	GPIO
DIO_22	32	I/O	Digital	GPIO
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability
EGP	_	_	GND	Ground - exposed ground pad ⁽³⁾
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	25	I	Digital	JTAG TCKC
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor
RF_P_2_4GHZ	1	_	RF	Positive 2.4-GHz RF input signal to LNA during RX Positive 2.4-GHz RF output signal from PA during TX
RF_N_2_4GHZ	2	_	RF	Negative 2.4-GHz RF input signal to LNA during RX Negative 2.4-GHz RF output signal from PA during TX
RF_P_SUB_1GHZ	3	_	RF	Positive Sub-1 GHz RF input signal to LNA during RX Positive Sub-1 GHz RF output signal from PA during TX
RF_N_SUB_1GHZ	4	_	RF	Negative Sub-1 GHz RF input signal to LNA during RX Negative Sub-1 GHz RF output signal from PA during TX
RX_TX	7	_	RF	Optional bias pin for the RF LNA
TX_20DBM_P	5	_	RF	Positive Sub-1 GHz or 2.4-GHz high-power TX signal
TX_20DBM_N	6	_	RF	Negative Sub-1 GHz or 2.4-GHz high-power TX signal



表 6-1. Signal Descriptions - RGZ Package (continued)

PIN		1/0	TVDE	DESCRIPTION
NAME	NO.	1/0	TYPE	DESCRIPTION
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (4) (6)
VDDR_RF	48	_	Power Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (5) (6)	
VDDS	44	_	Power 1.8-V to 3.8-V main chip supply ⁽¹⁾	
VDDS2	13	_	Power	1.8-V to 3.8-V DIO supply ⁽¹⁾
VDDS3	22	_	Power	1.8-V to 3.8-V DIO supply ⁽¹⁾
VDDS_DCDC	34	_	Power	1.8-V to 3.8-V DC/DC converter supply
X48M_N	46	_	Analog	48-MHz crystal oscillator pin 1
X48M_P	47	_	Analog	48-MHz crystal oscillator pin 2
X32K_Q1	8	_	Analog	32-kHz crystal oscillator pin 1
X32K_Q2	9	_	Analog	32-kHz crystal oscillator pin 2

- (1) For more details, see technical reference manual listed in \ddagger 10.3.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68 V.

6.3 Connections for Unused Pins and Modules

表 6-2. Connections for Unused Pins

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE ⁽¹⁾	PREFERRED PRACTICE ⁽¹⁾
GPIO	DIO_n	10 - 12 14 - 21 26 - 32 36 - 43	NC or GND	NC
32.768-kHz crystal	X32K_Q1	8	NC or GND	NC
32.700-Ki iz Grystai	X32K_Q2	9	INC OF GIND	NC
DC/DC converter ⁽²⁾	DCDC_SW	33	NC	NC
DO/DO converter	VDDS_DCDC	34	VDDS	VDDS

- (1) NC = No connect
- (2) When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still be connected and the 22 uF DCDC capacitor must be kept on the VDDR net.

Product Folder Links: CC1352P7

івтії Document Feedback

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
VDDS ⁽³⁾	Supply voltage		- 0.3	4.1	V
	Voltage on any digital pin	(4)	- 0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscilla	or pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	- 0.3	VDDR + 0.3, max 2.25	V
		Voltage scaling enabled	- 0.3	VDDS	
V _{in}	Voltage on ADC input	Voltage scaling disabled, internal reference	- 0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	- 0.3	VDDS / 2.9	
	Input level, Sub-1 GHz R	F pins (RF_P_SUB_1GHZ and RF_N_SUB_1GHZ)		10	dBm
	Input level, 2.4 GHz RF p	ins (RF_P_2_4GHZ and RF_N_2_4GHZ)		5	dBm
T _{stg}	Storage temperature		- 40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 ⁽¹⁾	All pins	±2000	V
V _{ESD}	Lieonostano discriarge	Charged device model (CDM), per JESD22-C101 ⁽²⁾	All pins	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature ^{(1) (3)}		- 40	105	°C
Operating junction temperature ⁽¹⁾ (3)		- 40	115	°C
Operating supply voltage (VDDS)	Operating supply voltage (VDDS)		3.8	V
Operating supply voltage (VDDS), boost mode	VDDR = 1.95 V +14 dBm RF output sub-1 GHz power amplifier	2.1	3.8	V
Rising supply voltage slew rate		0	100	mV/μs
Falling supply voltage slew rate ⁽²⁾		0	20	mV/μs

⁽¹⁾ Operation at or near maximum operating temperature for extended durations will result in a reduction in lifetime.

(3) For thermal resistance characteristics refer to 节 7.8.

⁽²⁾ All voltage values are with respect to ground, unless otherwise noted.

⁽³⁾ VDDS_DCDC, VDDS2 and VDDS3 must be at the same potential as VDDS.

⁽⁴⁾ Including analog capable DIOs.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-μF VDDS input capacitor must be used to ensure compliance with this slew rate.



7.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1.1	- 1.55		V
VDDS Brown-out Detector (BOD) (1)	Rising threshold		1.77		V
VDDS Brown-out Detector (BOD), before initial boot (2)	Rising threshold		1.70		V
VDDS Brown-out Detector (BOD) (1)	Falling threshold		1.75		V

- (1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V)
- (2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET_N pin

7.5 Power Consumption - Power Modes

When measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.6 V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Core Curre	ent Consumption			
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	110	nA
I _{core}	ixeset and Shutdown	Shutdown. No clocks running, no retention	110	IIA
		RTC running, CPU, 144KB RAM and (partial) register retention. RCOSC_LF	0.8	μA
	Standby without cache retention	RTC running, CPU, 64KB RAM and (partial) register retention. RCOSC_LF	0.7	μΑ
		RTC running, CPU, 144KB RAM and (partial) register retention XOSC_LF	0.9	μA
	Standby	RTC running, CPU, 144KB RAM and (partial) register retention. RCOSC_LF	1.9	μA
	with cache retention	RTC running, CPU, 144KB RAM and (partial) register retention. XOSC_LF	2.0	μA
	Idle	Supply Systems and RAM powered RCOSC_HF	590	μA
	Active	MCU running CoreMark at 48 MHz RCOSC_HF	2.63	mA
Peripheral	Current Consumption			
	Peripheral power domain	Delta current with domain enabled	39	
	Serial power domain	Delta current with domain enabled	2.6	
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	89	
	μDMA	Delta current with clock enabled, module is idle	57	
	Timers	Delta current with clock enabled, module is idle ⁽³⁾	97	
I _{peri}	I2C	Delta current with clock enabled, module is idle	9.2	μΑ
	12S	Delta current with clock enabled, module is idle	22	
	SSI	Delta current with clock enabled, module is idle ⁽²⁾	50	
	UART	Delta current with clock enabled, module is idle ⁽¹⁾	110	
	CRYPTO (AES)	Delta current with clock enabled, module is idle	16	
	PKA	Delta current with clock enabled, module is idle	59	
	TRNG	Delta current with clock enabled, module is idle	20	
Sensor Co	ntroller Engine Consumption			
1	Active mode	24 MHz, infinite loop	701	μA
I _{SCE}	Low-power mode	2 MHz, infinite loop	25.2	μΛ

- (1) Only one UART running
- (2) Only one SSI running
- (3) Only one GPTimer running

Submit Document Feedback

7.6 Power Consumption - Radio Modes

When measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.6 V with DC/DC enabled unless otherwise noted.

High power PA connected to V_{DDS} unless otherwise noted.

Using boost mode (increasing VDDR up to 1.95 V), will increase system current by 15% (does not apply to TX +14 dBm setting where this current is already included).

Relevant I_{core} and I_{peri} currents are included in below numbers.

PARAMETER	TEST CONDITIONS	TYP	UNIT
Radio receive current, 868 MHz		5.4	mA
Radio receive current, 2.44 GHz (Bluetooth Low Energy)	V _{DDS} = 3.0 V	7.1	mA
Radio transmit current	0 dBm output power setting 868 MHz	8.0	mA
Sub-1 GHz PA	+10 dBm output power setting 868 MHz	14.3	mA
Radio transmit current Boost mode, Sub-1 GHz PA	+14 dBm output power setting 868 MHz	24.9	mA
Radio transmit current 2.4 GHz PA (Bluetooth Low Energy)	0 dBm output power setting, V _{DDS} = 3.0 V	7.5	mA
Radio transmit current 2.4 GHz PA (Bluetooth Low Energy)	+5 dBm output power setting 2440 MHz, V _{DDS} = 3.0 V	9.8	mA
Radio transmit current High-power PA	Transmit (TX), +20 dBm output power setting 915 MHz, VDDS = 3.3 V	64	mA
Radio transmit current High-power PA ⁽¹⁾	Transmit (TX), +20 dBm output power setting 2440 MHz (Bluetooth Low Energy), VDDS = 3.0 V	101	mA
Radio transmit current High-power PA, 10 dBm configuration ⁽²⁾	Transmit (TX), +10 dBm output power setting 2440 MHz (Bluetooth Low Energy), VDDS = 3.0 V	21	mA

- (1) Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design.
- (2) Measured on the CC1352-P7EM-XD7793-XD24-PA24 10dBm reference design.

7.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V_{DDS} = 3.0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			8		KB
Supported flash erase cycles before failure, single-bank ^{(1) (5)}		30			k Cycles
Supported flash erase cycles before failure, single sector ⁽²⁾		60			k Cycles
Maximum number of write operations per row before sector erase ⁽³⁾				83	Write Operations
Flash retention	105 °C	11.4			Years at 105 °C
Flash sector erase current	Average delta current		9.5		mA
Flash sector erase time ⁽⁴⁾	Zero cycles		10		ms
i lasti sector crase time	30k cycles			4000	ms
Flash write current	Average delta current, 4 bytes at a time		5.2		mA
Flash write time ⁽⁴⁾	4 bytes at a time		21.6		μs

- (1) A full bank erase is counted as a single erase cycle on each sector. If both flash banks are always cycled simultaneously they can be cycled 30K times each. Alternatively, the banks can be cycled a total of 30K times, e.g. the main bank X times and the second bank Y times (X+Y=30K)
- (2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles
- (3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (4) This number is dependent on Flash aging and increases over time and erase cycles
- (5) Aborting flash during erase or program modes is not a safe operation.



7.8 Thermal Resistance Characteristics

		PACKAGE	
	THERMAL METRIC(1)	RGZ (VQFN)	UNIT
		48 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	23.7	°C/W ⁽²⁾
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	13.0	°C/W ⁽²⁾
R ₀ JB	Junction-to-board thermal resistance	7.7	°C/W ⁽²⁾
ψJT	Junction-to-top characterization parameter	0.1	°C/W ⁽²⁾
ψ ЈВ	Junction-to-board characterization parameter	7.6	°C/W ⁽²⁾
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	1.9	°C/W ⁽²⁾

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

7.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
	2360		2500	
	1076		1315	
Fraguesay handa	861		1054	NAL 1-
Frequency bands	431		527	MHz
	359		439	
	287		351	

Submit Document Feedback

^{(2) °}C/W = degrees Celsius per watt.



7.10 861 MHz to 1054 MHz - Receive (RX)

Measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.6 V with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters				
Digital channel filter programmable receive bandwidth		4	4000	kHz
Data rate step size		1.5		bps
Spurious emissions 25 MHz to 1 GHz	868 MHz	< -57		dBm
Spurious emissions 1 GHz to 13 GHz	Conducted emissions measured according to ETSI EN 300 220	< -47		dBm
802.15.4, 50 kbps, ±25 kHz deviation, 2-GF	FSK, 100 kHz RX Bandwidth			
Sensitivity	BER = 10 ⁻² , 868 MHz	- 110		dBm
Saturation limit	BER = 10 ⁻² , 868 MHz	10		dBm
Selectivity, ±200 kHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	44		dB
Selectivity, ±400 kHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	49		dB
Blocking, ±1 MHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	58		dB
Blocking, ±2 MHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	62		dB
Blocking, ±5 MHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	70		dB
Blocking, ±10 MHz	BER = 10 ⁻² , 868 MHz ⁽¹⁾	78		dB
Image rejection (image compensation enabled)	BER = 10 ⁻² , 868 MHz ⁽¹⁾	39		dB
RSSI dynamic range	Starting from the sensitivity limit	95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
802.15.4, 100 kbps, ±25 kHz deviation, 2-0				
Sensitivity 100 kbps	868 MHz, 1% PER, 127 byte payload	-103		dBm
Selectivity, ±200 kHz	868 MHz, 1% PER, 127 byte payload. Wanted signal at -96 dBm	38		dB
Selectivity, ±400 kHz	868 MHz, 1% PER, 127 byte payload. Wanted signal at -96 dBm	45		dB
Co-channel rejection	868 MHz, 1% PER, 127 byte payload. Wanted signal at -79 dBm	-9		dB
802.15.4, 200 kbps, ±50 kHz deviation, 2-G				
Sensitivity	BER = 10 ⁻² , 868 MHz	- 103		dBm
Sensitivity	BER = 10 ⁻² , 915 MHz	- 103		dBm
Selectivity, ±400 kHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	44		dB
Selectivity, ±800 kHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	49		dB
Blocking, ±2 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	57		dB
Blocking, ±10 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	69		dB
802.15.4, 500 kbps, ±190 kHz deviation, 2-	GFSK, 655 kHz RX Bandwidth			
Sensitivity 500 kbps	916 MHz, 1% PER, 127 byte payload	-95		dBm
Selectivity, ±1 MHz	916 MHz, 1% PER, 127 byte payload. Wanted signal at -88 dBm	35		dB
Selectivity, ±2 MHz	916 MHz, 1% PER, 127 byte payload. Wanted signal at -88 dBm	47		dB
Co-channel rejection	916 MHz, 1% PER, 127 byte payload. Wanted signal at -71 dBm	-9		dB
SimpleLink™ Long Range 2.5 kbps or 5 k	bps (20 ksym/s, 2-GFSK, ±5 kHz Deviation, FEC (Half Rate), DSSS	= 1:2 or 1:4, 34 kHz RX E	Bandwidth	1
Sensitivity	2.5 kbps, BER = 10 ^{- 2} , 868 MHz	-121		dBm
Sensitivity	5 kbps, BER = 10 ⁻² , 868 MHz	-119		dBm
Saturation limit	2.5 kbps, BER = 10 ⁻² , 868 MHz	10		dBm
Selectivity, ±100 kHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	49		dB
Selectivity, ±200 kHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	50		dB
Selectivity, ±300 kHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	51		dB
Blocking, ±1 MHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	63		dB



7.10 861 MHz to 1054 MHz - Receive (RX) (continued)

Measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.6 V with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP I	IAX UNI
Blocking, ±2 MHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	69	dB
Blocking, ±5 MHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	79	dB
Blocking, ±10 MHz	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	88	dB
Image rejection (image compensation enabled)	2.5 kbps, BER = 10 ⁻² , 868 MHz ⁽¹⁾	47	dB
RSSI dynamic range	Starting from the sensitivity limit	108	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
OOK, 4.8 kbps, 39 kHz RX Bandwidth			I
Sensitivity	BER = 10 ⁻² , 868 MHz	-114	dBm
Sensitivity	BER = 10 ⁻² , 915 MHz	-114	dBn
Narrowband, 9.6 kbps ±2.4 kHz deviation,	2-GFSK, 868 MHz, 17.1 kHz RX Bandwidth		
Sensitivity	1% BER	-117	dBm
Adjacent Channel Rejection	1% BER. Wanted signal 3 dB above the ETSI reference sensitivity limit (-104.6 dBm). Interferer ±20 kHz	41	dB
Alternate Channel Rejection	1% BER. Wanted signal 3 dB above the ETSI reference sensitivity limit (-104.6 dBm). Interferer ±40 kHz	42	dB
Blocking, ±1 MHz	1% BER. Wanted signal 3 dB above the ETSI reference sensitivity limit (-104.6 dBm).	65	dB
Blocking, ±2 MHz	1% BER. Wanted signal 3 dB above the ETSI reference sensitivity limit (-104.6 dBm).	69	dB
Blocking, ±10 MHz	1% BER. Wanted signal 3 dB above the ETSI reference sensitivity limit (-104.6 dBm).	85	dB
1 Mbps, ±350 kHz deviation, 2-GFSK, 2.2 l	MHz RX Bandwidth		
Sensitivity	BER = 10 ⁻² , 868 MHz	-97	dBn
Sensitivity	BER = 10 ⁻² , 915 MHz	-97	dBn
Blocking, +2 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	44	dB
Blocking, -2 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	27	dB
Blocking, +10 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	59	dB
Blocking, -10 MHz	BER = 10 ⁻² , 915 MHz. Wanted signal 3 dB above sensitivity limit.	54	dB
Wi-SUN, 2-GFSK			
Sensitivity	50 kbps, ±12.5 kHz deviation, 2-GFSK, 866.6 MHz, 68 kHz RX BW, 10% PER, 250 byte payload	-107	dBm
Selectivity, ±100 kHz, 50 kbps, ±12.5 kHz deviation, 2-GFSK, 866.6 MHz	50 kbps, ±12.5 kHz deviation, 2-GFSK, 68 kHz RX Bandwidth, 866.6 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	30	dB
Selectivity, ±200 kHz, 50 kbps, ±12.5 kHz deviation, 2-GFSK, 866.6 MHz	50 kbps, ±12.5 kHz deviation, 2-GFSK, 68 kHz RX Bandwidth, 866.6 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	36	dB
Sensitivity	50 kbps, ±25 kHz deviation, 2-GFSK, 98 kHz RX Bandwidth, 918.2 MHz, 10% PER, 250 byte payload	-107	dBn
Selectivity, ±200 kHz, 50 kbps, ±25 kHz deviation, 2-GFSK, 918.2 MHz	50 kbps, ±25 kHz deviation, 2-GFSK, 98 kHz RX Bandwidth, 918.2 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	34	dB
Selectivity, ±400 kHz, 50 kbps, ±25 kHz deviation, 2-GFSK, 918.2 MHz	50 kbps, ±25 kHz deviation, 2-GFSK, 98 kHz RX Bandwidth, 918.2 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	41	dB
Sensitivity	100 kbps, ±25 kHz deviation, 2-GFSK, 866.6 MHz, 135 kHz RX BW, 10% PER, 250 byte payload	-104	dBn

Submit Document Feedback

7.10 861 MHz to 1054 MHz - Receive (RX) (continued)

Measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.6 V with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, ±200 kHz, 100 kbps, ±25 kHz deviation, 2-GFSK, 866.6 MHz	100 kbps, ±25 kHz deviation, 2-GFSK, 135 kHz RX Bandwidth, 866.6 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	37		dB
Selectivity, ±400 kHz, 100 kbps, ±25 kHz deviation, 2-GFSK, 866.6 MHz	100 kbps, ±25 kHz deviation, 2-GFSK, 135 kHz RX Bandwidth, 866.6 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	45		dB
Sensitivity	100 kbps, ±50 kHz deviation, 2-GFSK, 920.9 MHz, 196 kHz RX BW, 10% PER, 250 byte payload	-102		dBm
Selectivity, ±400 kHz, 100 kbps, ±50 kHz deviation, 2-GFSK, 920.9 MHz	100 kbps, ±50 kHz deviation, 2-GFSK, 196 kHz RX Bandwidth, 920.9 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	40		dB
Selectivity, ±800 kHz, 100 kbps, ±50 kHz deviation, 2-GFSK, 920.9 MHz	100 kbps, ±50 kHz deviation, 2-GFSK, 196 kHz RX Bandwidth, 920.9 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	49		dB
Sensitivity	150 kbps, ±37.5 kHz deviation, 2-GFSK, 920.9 MHz, 273 kHz RX BW, 10% PER, 250 byte payload	-99		dBm
Selectivity, ±400 kHz, 150 kbps, ±37.5 kHz deviation, 2-GFSK, 920.9 MHz	150 kbps, ±37.5 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 920.9 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	41		dB
Selectivity, ±800 kHz, 150 kbps, ±37.5 kHz deviation, 2-GFSK, 920.9 MHz	150 kbps, ±37.5 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 920.9 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	47		dB
Sensitivity	200 kbps, ±50 kHz deviation, 2-GFSK, 918.4 MHz, 273 kHz RX BW, 10% PER, 250 byte payload	-99		dBm
Selectivity, ±400 kHz, 200 kbps, ±50 kHz deviation, 2-GFSK, 918.4 MHz	200 kbps, ±50 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 918.4 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	42		dB
Selectivity, ±800 kHz, 200 kbps, ±50 kHz deviation, 2-GFSK, 918.4 MHz	200 kbps, ±50 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 918.4 MHz, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	49		dB
Sensitivity	200 kbps, ±100 kHz deviation, 2-GFSK, 920.8 MHz, 273 kHz RX BW, 10% PER, 250 byte payload	-99		dBm
Selectivity, ±600 kHz, 200 kbps, ±100 kHz deviation, 2-GFSK, 920.8 MHz	200 kbps, ±100 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 920.8 MHz,, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	45		dB
Selectivity, ±1200 kHz, 200 kbps, ±100 kHz deviation, 2-GFSK, 920.8 MHz	200 kbps, ±100 kHz deviation, 2-GFSK, 273 kHz RX Bandwidth, 920.8 MHz,, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	52		dB
Sensitivity	300 kbps, ±75 kHz deviation, 2-GFSK, 917.6 MHz, 498 kHz RX BW, 10% PER, 250 byte payload	-97		dBm
Selectivity, ±600 kHz, 300 kbps, ±75 kHz deviation, 2-GFSK, 917.6 MHz	300 kbps, ±75 kHz deviation, 2-GFSK, 498 kHz RX Bandwidth, 917.6 MHz,, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	42		dB
Selectivity, ±1200 kHz, 300 kbps, ±75 kHz deviation, 2-GFSK, 917.6 MHz	300 kbps, ±75 kHz deviation, 2-GFSK, 498 kHz RX Bandwidth, 917.6 MHz,, 10% PER, 250 byte payload. Wanted signal 3 dB above sensitivity level	47		dB

⁽¹⁾ Wanted signal 3 dB above the reference sensitivity limit according to ETSI EN 300 220 v. 3.1.1

Copyright © 2022 Texas Instruments Incorporated



7.11 861 MHz to 1054 MHz - Transmit (TX)

Measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25°C, V_{DDS} = 3.6 V with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted. (1)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General parameters					
Max output power, boost mode Sub-1 GHz PA ⁽²⁾		VDDR = 1.95 V Minimum supply voltage (VDDS) for boost mode is 2.1 V 868 MHz and 915 MHz	14		dBm
Max output power, Sub-1 0	GHz PA ⁽²⁾	868 MHz and 915 MHz	13		dBm
Max output power, High po	wer PA	915 MHz VDDS = 3.3V	20		dBm
Output power programmab	le range Sub-1 GHz PA	868 MHz and 915 MHz	34		dB
Output power programmab High power PA	le range	868 MHz and 915 MHz VDDS = 3.3V	6		dB
Output power variation over	er temperature Sub-1 GHz PA	+10 dBm setting Over recommended temperature operating range	±2		dB
Output power variation over PA	er temperature Boost mode, Sub-1 GHz	+14 dBm setting Over recommended temperature operating range	±1.5		dB
Spurious emissions and	harmonics				
Spurious emissions	30 MHz to 1 GHz	+14 dBm setting ETSI restricted bands	< -54		dBm
(excluding harmonics) Sub-1 GHz PA, 868 MHz		+14 dBm setting ETSI outside restricted bands	< -36		dBm
(3)	1 GHz to 12.75 GHz (outside ETSI restricted bands)	+14 dBm setting measured in 1 MHz bandwidth (ETSI)	< -30		dBm
	30 MHz to 88 MHz (within FCC restricted bands)	+14 dBm setting	< -56		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+14 dBm setting	< -52		dBm
Spurious emissions out- of-band Sub-1 GHz PA, 915 MHz	216 MHz to 960 MHz (within FCC restricted bands)	+14 dBm setting	< -50		dBm
(3)	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+14 dBm setting	<-42		dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+14 dBm setting	< -40		dBm
	30 MHz to 88 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -55		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -52		dBm
Spurious emissions out- of-band High power PA, 915 MHz ⁽³⁾ (4)	216 MHz to 960 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -49		dBm
	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+20 dBm setting, VDDS = 3.3 V	< -41		dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -20		dBm

7.11 861 MHz to 1054 MHz - Transmit (TX) (continued)

Measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25°C, V_{DDS} = 3.6 V with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted. (1)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	Below 710 MHz (ARIB T-108)	+14 dBm setting	< -36		dBm	
	710 MHz to 900 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm	
Spurious emissions out- of-band	900 MHz to 915 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm	
Sub-1 GHz PA, 920.6/928 MHz ⁽³⁾	930 MHz to 1000 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm	
	1000 MHz to 1215 MHz (ARIB T-108)	+14 dBm setting	< -45		dBm	
	Above 1215 MHz (ARIB T-108)	+14 dBm setting	< -30		dBm	
	Second harmonic	+14 dBm setting, 868 MHz	< -30		dBm	
	Second Harmonic	+14 dBm setting, 915 MHz	< -30			
	Third harmonic	+14 dBm setting, 868 MHz	< -30		dDm.	
Harmonics	Third narmonic	+14 dBm setting, 915 MHz	< -42		dBm	
Sub-1 GHz PA	Fourth harmonic	+14 dBm setting, 868 MHz	< -30		dD.vo	
	Fourth narmonic	+14 dBm setting, 915 MHz	< -30		- dBm	
	Fifth harmonic	+14 dBm setting, 868 MHz	< -30		- ID	
	Filth narmonic	+14 dBm setting, 915 MHz	< -42		dBm	
	Second harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -30		dBm	
Harmonics	Third harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -42		dBm	
High power PA	Fourth harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -30		dBm	
	Fifth harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -42		dBm	
Adjacent Channel Power						
Adjacent channel power, regular 14 dBm PA	Adjacent channel, 20 kHz offset. 9.6 kbps, h=0.5	12.5 dBm setting. 868.3 MHz. 14 kHz channel BW	-23		dBm	
Alternate channel power, regular 14 dBm PA	Alternate channel, 40 kHz offset. 9.6 kbps, h=0.5	12.5 dBm setting. 868.3 MHz. 14 kHz channel BW	-29		dBm	

- (1) Some combinations of frequency, data rate and modulation format requires use of external crystal load capacitors for regulatory compliance. More details can be found in the device errata.
- (2) Output power is dependent on RF match. For dual-band devices in the CC13X2 platform, output power might be slightly reduced depending on RF layout trade-offs.
- (3) Suitable for systems targeting compliance with EN 300 220, EN 303 131, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.
- (4) Spurious emissions increase for supply voltages below 2.2 V. As such, care must be taken to ensure regulatory requirements are met when operating at low supply voltage levels. An alternative is to use the Sub-1 GHz PA below 2.2 V.

7.12 861 MHz to 1054 MHz - PLL Phase Noise Wideband Mode

When measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.0 V.

PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
	±10 kHz offset		- 75	dBc/Hz
	±100 kHz offset		- 98	dBc/Hz
	±200 kHz offset		- 106	dBc/Hz
Phase noise in the 868- and 915-MHz bands 20 kHz PLL loop bandwidth	±400 kHz offset		- 113	dBc/Hz
·	±1000 kHz offset	·	- 122	dBc/Hz
	±2000 kHz offset		- 129	dBc/Hz
	±10000 kHz offset		- 140	dBc/Hz

Copyright © 2022 Texas Instruments Incorporated



7.13 861 MHz to 1054 MHz - PLL Phase Noise Narrowband Mode

When measured on the CC1352-P7EM-XD7793-XD24-PA9093 reference design with T_c = 25 °C, V_{DDS} = 3.0 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10 kHz offset		- 95		dBc/Hz
	±100 kHz offset		- 94		dBc/Hz
	±200 kHz offset		- 95		dBc/Hz
Phase noise in the 868- and 915-MHz bands 150 kHz PLL loop bandwith	±400 kHz offset		- 104		dBc/Hz
·	±1000 kHz offset		- 119		dBc/Hz
	±2000 kHz offset		- 129		dBc/Hz
	±10000 kHz offset		- 140		dBc/Hz

7.14 Bluetooth Low Energy - Receive (RX)

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125 kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 ⁻³	- 104		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (- 125 / 100)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at - 79 dBm, modulated interferer in channel, BER = 10 ⁻³	- 1.5		dB
Selectivity, ±1 MHz ⁽¹⁾	Wanted signal at $^-$ 79 dBm, modulated interferer at ± 1 MHz, BER = 10^{-3}	8 / 4.5(2)		dB
Selectivity, ±2 MHz ⁽¹⁾	Wanted signal at $^-$ 79 dBm, modulated interferer at ±2 MHz, BER = 10^{-3}	44 / 37 ⁽²⁾		dB
Selectivity, ±3 MHz ⁽¹⁾	Wanted signal at $^-$ 79 dBm, modulated interferer at ±3 MHz, BER = 10 $^-$ 3	46 / 44 ⁽²⁾		dB
Selectivity, ±4 MHz ⁽¹⁾	Wanted signal at $^-$ 79 dBm, modulated interferer at ±4 MHz, BER = 10 $^-$ 3	44 / 46(2)		dB
Selectivity, ±6 MHz ⁽¹⁾	Wanted signal at $^-$ 79 dBm, modulated interferer at $\ge \pm 6$ MHz, BER = 10 $^-$ 3	48 / 44 ⁽²⁾		dB
Selectivity, ±7 MHz	Wanted signal at $^-$ 79 dBm, modulated interferer at \ge ±7 MHz, BER = 10 $^-$ 3	51 / 45 ⁽²⁾		dB
Selectivity, Image frequency ⁽¹⁾	Wanted signal at - 79 dBm, modulated interferer at image frequency, BER = 10 - 3	37		dB
Selectivity, Image frequency ±1 MHz ⁽¹⁾	Note that Image frequency + 1 MHz is the Co- channel - 1 MHz. Wanted signal at - 79 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 - 3	4.5 / 44 (2)		dB
RSSI Range		89		dB
RSSI Accuracy (+/-)		±4		dB
500 kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 ⁻³	- 100		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 450 / 450)		ppm

Product Folder Links: CC1352P7

7.14 Bluetooth Low Energy - Receive (RX) (continued)

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (- 150 / 175)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer in channel, BER = 10^{-3}	- 3.5		dB
Selectivity, ±1 MHz ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer at ± 1 MHz, BER = 10^{-3}	8 / 4 ⁽²⁾		dB
Selectivity, ±2 MHz ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer at ±2 MHz, BER = 10^{-3}	43 / 35 ⁽²⁾		dB
Selectivity, ±3 MHz ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer at ±3 MHz, BER = 10^{-3}	46 / 46 ⁽²⁾		dB
Selectivity, ±4 MHz ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer at ±4 MHz, BER = 10^{-3}	45 / 47 ⁽²⁾		dB
Selectivity, ±6 MHz ⁽¹⁾	Wanted signal at $^-$ 72 dBm, modulated interferer at \geqslant ±6 MHz, BER = 10 $^-3$	46 / 45 ⁽²⁾		dB
Selectivity, ±7 MHz	Wanted signal at $^-$ 72 dBm, modulated interferer at \geqslant ±7 MHz, BER = 10 $^-3$	49 / 45 ⁽²⁾		dB
Selectivity, Image frequency ⁽¹⁾	Wanted signal at - 72 dBm, modulated interferer at image frequency, BER = 10 ⁻³	35		dB
Selectivity, Image frequency ±1 MHz ⁽¹⁾	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at – 72 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 ⁻³	4 / 46(2)		dB
RSSI Range		90		dB
RSSI Accuracy (+/-)		±4		dB
1 Mbps (LE 1M)				
Receiver sensitivity	Differential mode. BER = 10 ⁻³	- 97		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 350 / 350)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 650 / 750)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer in channel, BER = 10^{-3}	- 6		dB
Selectivity, ±1 MHz ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at ±1 MHz, BER = 10^{-3}	7 / 4 ⁽²⁾		dB
Selectivity, ±2 MHz ⁽¹⁾	Wanted signal at - 67 dBm, modulated interferer at ±2 MHz,BER = 10 ⁻³	39 / 33 ⁽²⁾		dB
Selectivity, ±3 MHz ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at ±3 MHz, BER = 10^{-3}	36 / 40 ⁽²⁾		dB
Selectivity, ±4 MHz ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at ±4 MHz, BER = 10^{-3}	36 / 45 ⁽²⁾		dB
Selectivity, ±5 MHz or more ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at $\ge \pm 5$ MHz, BER = 10 $^-3$	40		dB
Selectivity, image frequency ⁽¹⁾	Wanted signal at - 67 dBm, modulated interferer at image frequency, BER = 10 ⁻³	33		dB
Selectivity, image frequency ±1 MHz ⁽¹⁾	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at – 67 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 ⁻³	4 / 41(2)		dB
Out-of-band blocking ⁽³⁾	30 MHz to 2000 MHz	- 10		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	- 18		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	- 12		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	- 2		dBm



7.14 Bluetooth Low Energy - Receive (RX) (continued)

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Intermodulation	Wanted signal at 2402 MHz, - 64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level	- 42		dBm
Spurious emissions, 30 to 1000 MHz	Measurement in a 50- Ω single-ended load.	< - 59		dBm
Spurious emissions, 1 to 12.75 GHz	Measurement in a 50- Ω single-ended load.	< -47		dBm
RSSI dynamic range		70		dB
RSSI accuracy		±4		dB
2 Mbps (LE 2M)				
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = 10 $^{-3}$	- 91		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = 10^{-3}	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 700 / 750)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at - 67 dBm, modulated interferer in channel,BER = 10 ⁻³	- 7		dB
Selectivity, ±2 MHz ⁽¹⁾	Wanted signal at - 67 dBm, modulated interferer at ±2 MHz, Image frequency is at - 2 MHz, BER = 10 ⁻³	8 / 4 ⁽²⁾		dB
Selectivity, ±4 MHz ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at ± 4 MHz, BER = 10 $^-$ 3	36 / 34 ⁽²⁾		dB
Selectivity, ±6 MHz ⁽¹⁾	Wanted signal at $^-$ 67 dBm, modulated interferer at ±6 MHz, BER = 10^{-3}	37 / 36 ⁽²⁾		dB
Selectivity, image frequency ⁽¹⁾	Wanted signal at - 67 dBm, modulated interferer at image frequency, BER = 10 - 3	4		dB
Selectivity, image frequency ±2 MHz ⁽¹⁾	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at - 67 dBm, modulated interferer at ±2 MHz from image frequency, BER = 10 ⁻³	- 7 / 36 ⁽²⁾		dB
Out-of-band blocking ⁽³⁾	30 MHz to 2000 MHz	- 16		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	- 21		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	- 15		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	- 12		dBm
Intermodulation	Wanted signal at 2402 MHz, - 64 dBm. Two interferers at 2408 and 2414 MHz respectively, at the given power level	- 38	_	dBm
RSSI Range		60		dB
RSSI Accuracy (+/-)		±4		dB

- (1) Numbers given as I/C dB
- (2) X / Y, where X is +N MHz and Y is N MHz
- (3) Excluding one exception at F_{wanted} / 2, per Bluetooth Specification

Submit Document Feedback



7.15 Bluetooth Low Energy - Transmit (TX)

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters					
Max output power, high power PA	Differential mode, delivered to a sing	ifferential mode, delivered to a single-ended 50 $^{\Omega}$ load through a balun			dBm
Output power programmable range high power PA	Differential mode, delivered to a sing	ele-ended 50 Ω load through a balun	6		dB
Max output power, high power PA, 10 dBm configuration ⁽³⁾	Differential mode, delivered to a sing	gle-ended 50 Ω load through a balun	10.5		dBm
Output power programmable range high power PA, 10 dBm configuration ⁽³⁾	Differential mode, delivered to a sing	ele-ended 50 Ω load through a balun	5		dB
Max output power, 2.4 GHz PA	Differential mode, delivered to a sing	le-ended 50 $^{\Omega}$ load through a balun	5		dBm
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a sing	26		dB	
Spurious emissions a	nd harmonics		I		
	f < 1 GHz, outside restricted bands	+20 dBm setting	< -36		dBm
Spurious emissions, high-power PA ⁽¹⁾	f < 1 GHz, restricted bands FCC		< -55		dBm
	f > 1 GHz, including harmonics		-37		dBm
Harmonics,	Second harmonic		-35		dBm
high-power PA ⁽²⁾	Third harmonic		-42		dBm
Spurious emissions,	f < 1 GHz, outside restricted bands		< -36		dBm
high-power PA, 10	f < 1 GHz, restricted bands ETSI		< -54		dBm
dBm configuration ⁽¹⁾	f < 1 GHz, restricted bands FCC,	(2)	< -55		dBm
	f > 1 GHz, including harmonics	+10 dBm setting ⁽³⁾	-41		dBm
Harmonics,	Second harmonic		< -42		dBm
high-power PA, 10 dBm configuration ⁽³⁾	Third harmonic		< -42		dBm
	f < 1 GHz, outside restricted bands		< - 36		dBm
Spurious emissions,	f < 1 GHz, restricted bands ETSI		< - 54		dBm
2.4 GHz PA	f < 1 GHz, restricted bands FCC	nds FCC	< - 55		dBm
	f > 1 GHz, including harmonics	+5 dBm setting	< - 42		dBm
Harmonics.	Second harmonic	1	< -42		dBm
2.4 GHz PA	Third harmonic		< -42		dBm

⁽¹⁾ To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting may be required when operating at the upper Bluetooth Low Energy channel(s).

⁽²⁾ To ensure margins for passing FCC requirements for harmonic emission, a reduction of maximum output-power may be required.

⁽³⁾ Measured on the CC1352-P7EM-XD7793-XD24-PA24_10dbm reference design.



7.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
General Parameters			
Receiver sensitivity	PER = 1%	- 99	dBm
Receiver saturation	PER = 1%	> 5	dBm
Adjacent channel rejection	Wanted signal at - 82 dBm, modulated interferer at ±5 MHz, PER = 1%	36	dB
Alternate channel rejection	Wanted signal at - 82 dBm, modulated interferer at ±10 MHz, PER = 1%	57	dB
Channel rejection, ±15 MHz or more	Wanted signal at - 82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%	59	dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	57	dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	62	dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	62	dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65	dB
Blocking and desensitization, - 5 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	59	dB
Blocking and desensitization, - 10 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	59	dB
Blocking and desensitization, - 20 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, - 50 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65	dB
Spurious emissions, 30 MHz to 1000 MHz	Measurement in a 50-Ω single-ended load	- 66	dBm
Spurious emissions, 1 GHz to 12.75 GHz	Measurement in a 50-Ω single-ended load	- 53	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> 350	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	> 1000	ppm
RSSI dynamic range		95	dB
RSSI accuracy		±4	dB

Product Folder Links: CC1352P7



7.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

Measured on the CC1352-P7EM-XD7793-XD24-PA24 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DC/DC enabled and high power PA connected to V_{DDS} unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters					
Max output power, high power PA	Differential mode, delivered to a si	ingle-ended 50-Ω load through a balun	20		dBm
Output power programmable range, high power PA	Differential mode, delivered to a si	ifferential mode, delivered to a single-ended 50- Ω load through a balun			dB
Max output power, high power PA, 10 dBm configuration ⁽⁴⁾	Differential mode, delivered to a si	ingle-ended 50- Ω load through a balun	10.5		dBm
Output power programmable range, high power PA, 10 dBm configuration ⁽⁴⁾	Differential mode, delivered to a si	ingle-ended 50- Ω load through a balun	5		dB
Max output power, 2.4 GHz PA	Differential mode, delivered to a si	ingle-ended 50- Ω load through a balun	5		dBm
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a si	ingle-ended 50-Ω load through a balun	26		dB
Spurious emissions and	I harmonics				
Spurious emissions,	f < 1 GHz, outside restricted bands		< -39		dBm
high-power PA ⁽²⁾	f < 1 GHz, restricted bands FCC		< -49		dBm
	f > 1 GHz, including harmonics	+20 dBm setting	-40		dBm
Harmonics, high-power PA ⁽³⁾	Second harmonic		-35		dBm
	Third harmonic		-42		dBm
	f < 1 GHz, outside restricted bands		< -36		dBm
Spurious emissions, high-power PA, 10 dBm	f < 1 GHz, restricted bands ETSI		< -47		dBm
configuration ⁽²⁾ (4)	f < 1 GHz, restricted bands FCC	+10 dBm setting ⁽⁴⁾	< -55		dBm
	f > 1 GHz, including harmonics	- + 10 dbiii setting	-42		dBm
Harmonics,	Second harmonic		< -42		dBm
high-power PA, 10 dBm configuration ⁽⁴⁾	Third harmonic		< -42		dBm
	f < 1 GHz, outside restricted bands		< -36		dBm
Spurious emissions, 2.4 GHz PA ⁽¹⁾	f < 1 GHz, restricted bands ETSI		< -47		dBm
2.4 GHZ PA (1)	f < 1 GHz, restricted bands FCC	+5 dBm setting	< -55		dBm
	f > 1 GHz, including harmonics		< -42		dBm
Harmonics,	Second harmonic		< -42		dBm
2.4 GHz PA	Third harmonic		< -42		dBm
IEEE 802.15.4-2006 2.4 C	GHz (OQPSK DSSS1:8, 250 kbps)				
Error vector magnitude, high power PA	+20 dBm setting		2		%
Error vector magnitude, high power PA, 10 dBm configuration ⁽⁴⁾	+10 dBm setting		2		%
Error vector magnitude, 2.4-GHz PA	+5 dBm setting		2		%

⁽¹⁾ To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at 2480 MHz.

⁽²⁾ To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper 802.15.4 channel(s).



- (3) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required.
- (4) Measured on the CC1352-P7EM-XD7793-XD24-PA24_10dbm reference design.

7.18 Timing and Switching Characteristics

7.18.1 Reset Timing

PARAMETER	MIN	TYP MAX	UNIT
RESET_N low duration	1		μs

7.18.2 Wakeup Timing

Measured over operating free-air temperature with V_{DDS} = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active ⁽¹⁾		85	50 - 4000		μs
MCU, Shutdown to Active ⁽¹⁾		85	50 - 4000		μs
MCU, Standby to Active			165		μs
MCU, Active to Standby			39		μs
MCU, Idle to Active			15		μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

7.18.3 Clock Specifications

7.18.3.1 48 MHz Crystal Oscillator (XOSC_HF)

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance $6 \text{ pF} < C_L \le 9 \text{ pF}$		20	60	Ω
ESR	Equivalent series resistance 5 pF < C _L ≤ 6 pF			80	Ω
L _M	Motional inductance, relates to the load capacitance that is used for the crystal (C _L in Farads) ⁽⁵⁾		$< 3 \times 10^{-25} / C_L^2$		Н
C _L	Crystal load capacitance ⁽⁴⁾	5	7 ⁽³⁾	9	pF
	Start-up time ⁽²⁾		200		μs

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- (2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.
- (3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (4) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.
- (5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

7.18.3.2 48 MHz RC Oscillator (RCOSC_HF)

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy ⁽¹⁾		±0.25		%
Start-up time		5		μs

⁽¹⁾ Accuracy relative to the calibration source (XOSC_HF)

7.18.3.3 2 MHz RC Oscillator (RCOSC_MF)

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

J 7 2550	MIN	TYP N	АХ	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs

7.18.3.4 32.768 kHz Crystal Oscillator (XOSC_LF)

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
C _L	Crystal load capacitance	6	7 ⁽¹⁾	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.



7.18.3.5 32 kHz RC Oscillator (RCOSC LF)

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
Frequency			32.8		kHz
Calibrated RTC variation ⁽¹⁾	Calibrated periodically against XOSC_HF ⁽²⁾		±600 ⁽³⁾		ppm
Temperature coefficient			50		ppm/°C

- (1) When using RCOSC_LF as source for the low frequency system clock (SCLK_LF), the accuracy of the SCLK_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC_LF relative to XOSC_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.
- (2) TI driver software calibrates the RTC every time XOSC HF is enabled.
- (3) Some device's variation can exceed 1000 ppm. Further calibration will not improve variation.

7.18.4 Synchronous Serial Interface (SSI) Characteristics

7.18.4.1 Synchronous Serial Interface (SSI) Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER NO.		PARAMETER	MIN	TYP	MAX	UNIT
S1	t _{clk_per}	SSICIk cycle time	12		65024	System Clocks (2)
S2 ⁽¹⁾	t _{clk_high}	SSICIk high time		0.5		t _{clk_per}
S3 ⁽¹⁾	t _{clk_low}	SSICIk low time		0.5		t _{clk_per}

- (1) Refer to SSI timing diagrams 图 7-1, 图 7-2 and 图 7-3.
- (2) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.




图 7-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement




图 7-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer




图 7-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

7.18.5 UART

7.18.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN		MAX	UNIT
UART rate			2.89	MBaud

Copyright © 2022 Texas Instruments Incorporated



7.19 Peripheral Characteristics

7.19.1 ADC

7.19.1.1 Analog-to-Digital Converter (ADC) Characteristics

 T_c = 25 °C, V_{DDS} = 3.0 V and voltage scaling enabled, unless otherwise noted.⁽¹⁾ Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Input voltage range		0	VDDS	V
	Resolution		12		Bits
	Sample Rate			200	ksps
	Offset	Internal 4.3 V equivalent reference ⁽²⁾	±2		LSB
	Gain error	Internal 4.3 V equivalent reference ⁽²⁾	±7		LSB
DNL ⁽⁴⁾	Differential nonlinearity		> - 1		LSB
INL	Integral nonlinearity		±4		LSB
		Internal 4.3 V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6 kHz input tone	9.8		
		Internal 4.3 V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled	9.8		
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 600 Hz input tone ⁽⁵⁾	11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 150 Hz input tone ⁽⁵⁾	11.6		
		Internal 4.3 V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6 kHz input tone	- 65		
THD	Total harmonic distortion	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	- 70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	- 72		
	Signal-to-noise	Internal 4.3 V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6 kHz input tone	60		
SINAD, SNDR	and	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	63		dB
	distortion ratio	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	68		
		Internal 4.3 V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6 kHz input tone	70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	73	3	dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock	50		Clock Cycles
	Current consumption	Internal 4.3 V equivalent reference ⁽²⁾	0.40		mA
	Current consumption	VDDS as reference	0.57		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3(2) (3)		٧
	Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{\text{ref}} = 4.3 \text{ V} \times 1408 \text{ / }4095$	1.48		V
	Reference voltage	VDDS as reference, input voltage scaling enabled	VDDS		V
	Reference voltage	VDDS as reference, input voltage scaling disabled	VDDS / 2.82 ⁽³⁾		V

7.19.1.1 Analog-to-Digital Converter (ADC) Characteristics (continued)

 T_c = 25 °C, V_{DDS} = 3.0 V and voltage scaling enabled, unless otherwise noted.⁽¹⁾

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
In	nput impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		ΜΩ

- (1) Using IEEE Std 1241-2010 for terminology and test methods
- (2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V
- (3) Applied voltage must be within Absolute Maximum Ratings at all times
- (4) No missing codes
- (5) ADC output = Σ (4ⁿ samples) >> n, n = desired extra bits

7.19.2 DAC

7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics

T_a = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Genera	I Parameters				'	
	Resolution			8		Bits
		Any load, any V _{REF} , pre-charge OFF, DAC charge-pump ON	1.8		3.8	
V_{DDS}	Supply voltage	External Load ⁽⁴⁾ , any V _{REF} , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	٧
Supply voltage Clock frequency Voltage output s External capaciti External resistive Short circuit curr Max output impe VDDS, buffer Of kHz Differential nonline		Any load, V _{REF} = DCOUPL, pre-charge ON	2.6		3.8	
_	Ola ali faranzana	Buffer ON (recommended for external load)	16		250	1.11=
I I S	Clock frequency	Buffer OFF (internal load)	16		1000	kHz
	\/-I4	V _{REF} = VDDS, buffer OFF, internal load		13		4./5
	Voltage output settling time	V _{REF} = VDDS, buffer ON, external capacitive load = 20 pF ⁽³⁾		13.8		1 / F _{DAC}
	External capacitive load			20	200	pF
	External resistive load		10			ΜΩ
	Short circuit current				400	μA
V _{DDS} FDAC Z _{MAX}	Max output impedance Vref = VDDS, buffer ON, CLK 250	VDDS = 3.8 V, DAC charge-pump OFF		50.8		
		VDDS = 3.0 V, DAC charge-pump ON		51.7		
		VDDS = 3.0 V, DAC charge-pump OFF		53.2		
		VDDS = 2.0 V, DAC charge-pump ON		48.7		$\mathbf{k} \Omega$
	kHz	VDDS = 2.0 V, DAC charge-pump OFF		70.2		
		VDDS = 1.8 V, DAC charge-pump ON		46.3		
		VDDS = 1.8 V, DAC charge-pump OFF		88.9		
Internal	Load - Continuous Time Com	parator / Low Power Clocked Comparator			'	
DNII	Differential nonlinearity	V _{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F _{DAC} = 250 kHz		±1		LSB ⁽¹⁾
DINL	Differential nonlinearity	V _{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F _{DAC} = 16 kHz		±1.2		LOD(**)
		V _{REF} = VDDS = 3.8 V		±0.64		
		V _{REF} = VDDS= 3.0 V		±0.81		
	Offset error ⁽²⁾ Load = Continuous Time	V _{REF} = VDDS = 1.8 V		±1.27		LSB ⁽¹⁾
	Comparator	V _{REF} = DCOUPL, pre-charge ON		±3.43		LOD(1)
Z _{MAX}		V _{REF} = DCOUPL, pre-charge OFF		±2.88		
		V _{REF} = ADCREF		±2.37		

Copyright © 2022 Texas Instruments Incorporated



7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		V _{REF} = VDDS= 3.8 V	±0.78		
		V _{REF} = VDDS = 3.0 V	±0.77		
	Offset error ⁽²⁾ Load = Low Power Clocked	V _{REF} = VDDS= 1.8 V	±3.46		I SB(1)
	Comparator	V _{REF} = DCOUPL, pre-charge ON	±3.44		LODO
		V _{REF} = DCOUPL, pre-charge OFF	±4.70		
		V _{REF} = ADCREF	±4.11		
		V _{REF} = VDDS = 3.8 V	±1.53		
	May and autnut valtage	V _{REF} = VDDS = 3.0 V	±1.71		LSB ⁽¹⁾ LSB ⁽¹⁾ V
	Max code output voltage variation ⁽²⁾	V _{REF} = VDDS= 1.8 V	±2.10		
	Load = Continuous Time	V _{REF} = DCOUPL, pre-charge ON	±6.00		LSB(1)
	Comparator	V _{REF} = DCOUPL, pre-charge OFF	±3.85		
		V _{REF} = ADCREF	±5.84		
		V _{REF} = VDDS= 3.8 V	±2.92		
		V _{REF} =VDDS= 3.0 V	±3.06		LSB(1)
	Max code output voltage variation ⁽²⁾	V _{REF} = VDDS= 1.8 V	±3.91		. 00(1)
	Load = Low Power Clocked	V _{REF} = DCOUPL, pre-charge ON	±7.84		LSB(1)
	Comparator	V _{REF} = DCOUPL, pre-charge OFF	±4.06		
		V _{REF} = ADCREF	±6.94		
		V _{REF} = VDDS = 3.8 V, code 1	0.03		
		V _{REF} = VDDS = 3.8 V, code 255	3.62		
		V _{REF} = VDDS= 3.0 V, code 1	0.02		
	Output voltage range ⁽²⁾	V _{REF} = VDDS= 3.0 V, code 255	2.86		
		V _{REF} = VDDS= 1.8 V, code 1	0.01		
		V _{REF} = VDDS = 1.8 V, code 255	1.71		
	Load = Continuous Time Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01		V
	John Parator	V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21		
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27		
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46		
		V _{REF} = ADCREF, code 1	0.01		
		V _{REF} = ADCREF, code 255	1.41		
		V _{REF} = VDDS = 3.8 V, code 1	0.03		
		V _{REF} = VDDS= 3.8 V, code 255	3.61		
		V _{REF} = VDDS= 3.0 V, code 1	0.02		
		V _{REF} = VDDS= 3.0 V, code 255	2.85		
		V _{REF} = VDDS = 1.8 V, code 1	0.01		
	Output voltage range ⁽²⁾	V _{REF} = VDDS = 1.8 V, code 255	1.71		
	Load = Low Power Clocked Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01		V
	Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21		
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27		
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46		
		V _{REF} = ADCREF, code 1	0.01		
		V _{REF} = ADCREF, code 255	1.41		V V
terna	_	1			
		V _{REF} = VDDS, F _{DAC} = 250 kHz	±1		
_	Integral nonlinearity	V _{REF} = DCOUPL, F _{DAC} = 250 kHz	±2		LSB(1)
	3	V _{REF} = ADCREF, F _{DAC} = 250 kHz	±1		
NL	Differential nonlinearity	V _{REF} = VDDS, F _{DAC} = 250 kHz	±1		I CD(1)

www.ti.com.cn

7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	V _{REF} = VDDS= 3.8 V	±0.40		
	V _{REF} = VDDS= 3.0 V	±0.50		
Offset error	V _{REF} = VDDS = 1.8 V	±0.75		J CD(1)
Oliset error	V _{REF} = DCOUPL, pre-charge ON	±1.55		LSB
	V _{REF} = DCOUPL, pre-charge OFF	±1.30		
	V _{REF} = ADCREF	±1.10		LSB(1)
	V _{REF} = VDDS= 3.8 V	±1.00		LSB ⁽¹⁾
	V _{REF} = VDDS= 3.0 V	±1.00		
Max code output voltage	V _{REF} = VDDS= 1.8 V	±1.00		L CD(1)
variation	V _{REF} = DCOUPL, pre-charge ON	±3.45		LSB(1)
	V _{REF} = DCOUPL, pre-charge OFF	±2.10		
	V _{REF} = ADCREF	±1.90		
	V _{REF} = VDDS = 3.8 V, code 1	0.03		
	V _{REF} = VDDS = 3.8 V, code 255	3.61		
	V _{REF} = VDDS = 3.0 V, code 1	0.02		
	V _{REF} = VDDS= 3.0 V, code 255	2.85		
	V _{REF} = VDDS= 1.8 V, code 1	0.02		
Output voltage range Load = Low Power Clocked	V _{REF} = VDDS = 1.8 V, code 255	1.71		
Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.02		V
Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 255	1.20		
	V _{REF} = DCOUPL, pre-charge ON, code 1	1.27		
	V _{REF} = DCOUPL, pre-charge ON, code 255	2.46		
	V _{REF} = ADCREF, code 1	0.02		
	V _{REF} = ADCREF, code 255	1.42		

¹ LSB (V_{REF} 3.8 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV

⁽²⁾ (3)

Includes comparator offset
A load > 20 pF will increases the settling time

⁽⁴⁾ Keysight 34401A Multimeter



7.19.3 Temperature and Battery Monitor

7.19.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±4.0		°C
Accuracy	0 °C to 105 °C		±2.5		°C
Supply voltage coefficient ⁽¹⁾			3.6		°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided temperature driver.

7.19.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T_c = 25 °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1		%

7.19.4 Comparators

7.19.4.1 Low-Power Clocked Comparator

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		V _{DDS}	V
Clock frequency			SCLK_LF		
Internal reference voltage ⁽¹⁾	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255	0	.024 - 2.865		V
Offset	Measured at V _{DDS} / 2, includes error from internal DAC		±5		mV
Decision time	Step from - 50 mV to 50 mV	1			Clock Cycle

⁽¹⁾ The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See #none#

7.19.4.2 Continuous Time Comparator

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

10 20 0, 1003 010 1, anness office meeting.								
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Input voltage range ⁽¹⁾		0		V_{DDS}	V			
Offset	Measured at V _{DDS} / 2		±5		mV			
Decision time	Step from - 10 mV to 10 mV		0.70		μs			
Current consumption	Internal reference		8.0		μA			

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

Product Folder Links: CC1352P7

7.19.5 Current Source

7.19.5.1 Programmable Current Source

 T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.25 - 20		μΑ
Resolution		0.25		μΑ

7.19.6 GPIO

7.19.6.1 GPIO DC Characteristics

Measurements CBSed to PG2.1:


PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
T _A = 25 °C, V _{DDS} = 1.8 V				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		1.56	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.24	V
GPIO VOH at 4 mA load	IOCURR = 1		1.59	V
GPIO VOL at 4 mA load	IOCURR = 1		0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS		19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		0.73	V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.35	V
T _A = 25 °C, V _{DDS} = 3.0 V				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		2.59	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.42	V
GPIO VOH at 4 mA load	IOCURR = 1		2.63	V
GPIO VOL at 4 mA load	IOCURR = 1		0.40	V
T _A = 25 °C, V _{DDS} = 3.8 V				
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS		110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		1.55	V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.42	V
T _A = 25 °C				
VIH	Lowest GPIO input voltage reliably interpreted as a High	0.8*V _{DDS}		V
VIL	Highest GPIO input voltage reliably interpreted as a Low		0.2*V _{DDS}	, V




7.20 Typical Characteristics

All measurements in this section are done with T_c = 25 °C and V_{DDS} = 3.0 V, unless otherwise noted. See \ddagger 7.3 for device limits. Values exceeding these limits are for reference only.


7.20.1 MCU Current



7.20.2 RX Current



7.20.3 TX Current





7.20.3 TX Current (continued)




表 7-1. Typical TX Current and Output Power

CC1352P7 at 868 MHz, VDDS = 3.6 V ⁽¹⁾ (Measured on CC1352P-7EM-XD7793-XD24-PA9093)					
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x013F ¹	14	13.6	24		
0xB224	12.5	11.9	17		
0x895E	12	11.5	16		
0x669A	11	10.6	15		
0x3E92	10	9.7	14		
0x3EDC	9	8.9	13		
0x2CD8	8	8.3	12		
0x26D4	7	7.4	11		
0x20D1	6	6.3	10		
0x1CCE	5	4.8	10		
0x16CD	4	4.2	9		
0x14CB	3	2.8	8		
0x12CA	2	1.9	8		

¹ Boost mode enabled. VDDR regulated to 1.95 V.

Product Folder Links: CC1352P7

7.20.3 TX Current (continued)

表 7-1. Typical TX Current and Output Power (continued)

,,, , /												
	CC1352P7 at 868 MHz, VDDS = 3.6 V ⁽¹⁾ (Measured on CC1352P-7EM-XD7793-XD24-PA9093)											
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm] Typical Current Consumpt										
0x12C9	1	1.0	8									
0x10C8	0	-0.1	7									
0x0AC4	-5	-6.8	6									
0x0AC2	-10	-13.3	5									
0x06C1	-15	-18.5	5									
0x04C0	-20	-22.0	4									

⁽¹⁾ Internal regulated voltage powers the PA, therefore the output power is not affected by variation in VDDS voltage.

表 7-2. Typical TX Current and Output Power

	CC1352P7 at 915 MHz, VDDS = 3.3 V (1) (Measured on CC1352P-7EM-XD7793-XD24-PA9093)									
txPower	TX Power Setting (SmartRF Studio)	etting (SmartRF Studio) Typical Output Power [dBm] Ty								
0x1B8ED2	20	20.4	65							
0x448CF	19	19 19.3								
0x48022	18	17.8	45							
0x2661C	17 16.8		41							
0x5618	16	15.9	37							
0x4812	312 15 14.9		33							
0x380D	14	13.7	30							

⁽¹⁾ VDDS powers the PA, therefore the output power is affected by variation in VDDS voltage.

表 7-3. Typical TX Current and Output Power

	CC1352P7 at 2.4 GHz, VDDS = 3.3 V ⁽¹⁾ (Measured on CC1352-7PEM-XD7793-XD24-PA24)									
txPower	TX Power Setting (SmartRF Studio)	TX Power Setting (SmartRF Studio) Typical Output Power [dBm]								
0x3F75F5	20	19.6	102							
0x3F61E2	19	19 18.3								
0x3047E0	18	17.4	79							
0x1B4FE5	17	71								
0x1B39DE	16	15.2	63							
0x1B2FDA	15	14.3	58							
0x1B27D6	14	13.2	52							

⁽¹⁾ VDDS powers the PA, therefore the output power is affected by variation in VDDS voltage.

表 7-4. Typical TX Current and Output Power

	CC1352P7 at 2.4 GHz, VDDS = 3.0 V (1) (Measured on CC1352-7PEM-XD7793-XD24-PA24_10dBm)										
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]								
0x103F5F	10	10.7	21								
0x10335A	9	9.6	19 19								
0x143661	8	8.5									
0x144F2A	7	7.6	17								
0x144F26	6	6.6	16								
0x144722	5	5.4	15								

⁽¹⁾ Internal regulated voltage powers the PA, therefore the output power is not affected by variation in VDDS voltage.

Copyright © 2022 Texas Instruments Incorporated




7.20.3 TX Current (continued)

表 7-5. Typical TX Current and Output Power

	CC1352P7 at 2.4 GHz, VDDS = 3.0 V (1) (Measured on CC1352-7PEM-XD7793-XD24-PA24)									
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]							
0x762E	5	4.7	10							
0x8220	4	3.7	9							
0x5617	3	2.8	8							
0x3E66	2	1.9	8							
0x3261	1	0.9	8							
0x2C5D	0	0.0	7							
0x1899	-3	-3.1	6							
0x1695	-5	-4.9	6							
0x1693	-6	-6.0	6							
0x0CD4	-9	-9.1	5							
0x0AD3	-10	-9.8	5							
0x0AD0	-12	-11.9	5							
0x06CD	-15	-14.6	5							
0x04CA	-18	-17.8	5							
0x04C8	-20	-20.4	4							


⁽¹⁾ Internal regulated voltage powers the PA, therefore the output power is not affected by variation in VDDS voltage.

7.20.4 RX Performance





7.20.4 RX Performance (continued)



7.20.4 RX Performance (continued)






图 7-34. Narrowband, 9.6 kbps ±2.4 kHz deviation, 2-GFSK, 868 MHz, 17.1 kHz RX Bandwidth



7.20.5 TX Performance




7.20.5 TX Performance (continued)






7.20.5 TX Performance (continued)




7.20.5 TX Performance (continued)





7.20.6 ADC Performance



8 Detailed Description

8.1 Overview

节 3.1 shows the core modules of the CC1352P7 device.

8.2 System CPU

The CC1352P7 SimpleLink[™] Wireless MCU contains an Arm[®] Cortex[®]-M4F system CPU, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- · Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- · Saturating arithmetic for signal processing
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- · Memory Protection Unit (MPU) for safety-critical applications
- Full debug with data matching for watchpoint generation
 - Data Watchpoint and Trace Unit (DWT)
 - JTAG Debug Access Port (DAP)
 - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
 - Instrumentation Trace Macrocell Unit (ITM)
 - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait states
- · Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation
- 1.25 DMIPS per MHz

Copyright © 2022 Texas Instruments Incorporated



8.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

Dual-band and multiprotocol solutions are enabled through time-sliced access of the radio, handled transparently for the application through the TI-provided RF driver and dual-mode manager.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

备注

Not all combinations of features, frequencies, data rates, and modulation formats described in this chapter are supported. Over time, TI can enable new physical radio formats (PHYs) for the device and provides performance numbers for selected PHYs in the data sheet. Supported radio formats for a specific device, including optimized settings to use with the TI RF driver, are included in the SmartRF Studio tool with performance numbers of selected formats found in \ddagger 7.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.3.1 Proprietary Radio Formats

The CC1352P7 radio can support a wide range of physical radio formats through a set of hardware peripherals combined with firmware available in the device ROM, covering various customer needs for optimizing towards parameters such as speed or sensitivity. This allows great flexibility in tuning the radio both to work with legacy protocols as well as customizing the behavior for specific application needs.

表 8-1 gives a simplified overview of features of the various radio formats available in ROM. Other radio formats may be available in the form of radio firmware patches or programs through the Software Development Kit (SDK) and may combine features in a different manner, as well as add other features.

表 8-1.	Feature	Support
--------	----------------	---------

	• • • • • • • • • • • • • • • • • • • •	o outuro oupp		
Feature	Main 2-(G)FSK Mode	High Data Rates	Low Data Rates	SimpleLink™ Long Range
Programmable preamble, sync word and CRC	Yes	Yes	Yes	No
Programmable receive bandwidth	Yes	Yes	Yes (down to 4 kHz)	Yes
Data / Symbol rate ⁽³⁾	20 to 1000 kbps	≤ 2 Msps	≤ 100 ksps	≤ 20 ksps
Modulation format	2-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK
Dual Sync Word	Yes	Yes	No	No
Carrier Sense (1) (2)	Yes	No	No	No
Preamble Detection ⁽²⁾	Yes	Yes	Yes	No
Data Whitening	Yes	Yes	Yes	Yes
Digital RSSI	Yes	Yes	Yes	Yes
CRC filtering	Yes	Yes	Yes	Yes
Direct-sequence spread spectrum (DSSS)	No	No	No	1:2 1:4 1:8
Forward error correction (FEC)	No	No	No	Yes
Link Quality Indicator (LQI)	Yes	Yes	Yes	Yes

⁽¹⁾ Carrier Sense can be used to implement HW-controlled listen-before-talk (LBT) and Clear Channel Assessment (CCA) for compliance with such requirements in regulatory standards. This is available through the CMD PROP CS radio API.

8.3.2 Bluetooth 5.2 Low Energy

The RF Core offers full support for Bluetooth 5.2 Low Energy, including the high-speed 2-Mbps physical layer and the 500-kbps and 125-kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.2 stack or through a high-level Bluetooth API. The Bluetooth 5.2 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.2 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth Low Energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.2 enables fast, reliable firmware updates.

⁽²⁾ Carrier Sense and Preamble Detection can be used to implement sniff modes where the radio is duty cycled to save power.

⁽³⁾ Data rates are only indicative. Data rates outside this range may also be supported. For some specific combinations of settings, a smaller range might be supported.



8.3.3 802.15.4 (Thread, Zigbee, 6LoWPAN)

Through a dedicated IEEE radio API, the RF Core supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

8.4 Memory

The up to 704KB nonvolatile (flash) memory provides storage for code and data. The flash memory is in-system programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into four 32KB and one 16KB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.

8.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- · Flexibility data can be read and processed in unlimited manners while still ensuring ultra-low power
- · 2 MHz low-power mode enables lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- · 40-bit accumulator supporting multiplication, addition and shift
- Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I²C (UART and I²C are bit-banged)
- Capacitive sensing
- Waveform generation

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com.cn

- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the
 comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator.
 The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital
 converter, and a comparator. The continuous time comparator in this block can also be used as a higheraccuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline
 tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive
 sensing.
- The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs
- · Dedicated SPI master with up to 6 MHz clock speed

The peripherals in the Sensor Controller can also be controlled from the main application processor.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.6 Cryptography

The CC1352P7 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the
 purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is
 built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512
- Advanced Encryption Standard (AES) with 128 and 256 bit key lengths
- **Public Key Accelerator** Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

Key Agreement Schemes

- Elliptic curve Diffie Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

Signature Generation

- Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)

Curve Support

- Short Weierstrass form (full hardware support), such as:
 - NIST-P224, NIST-P256, NIST-P384, NIST-P521
 - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
 - secp256r1
- Montgomery form (hardware support for multiplication), such as:
 - Curve25519

SHA2 based MACs

- HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
 - AESCCM
 - AESGCM
 - AESECB
 - AESCBC
 - AESCBC-MAC

True random number generation

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of the TI SimpleLink SDK for the CC1352P7 device.

Product Folder Links: CC1352P7

8.7 Timers

A large selection of timers are available as part of the CC1352P7 device. These timers are:

Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the RCOSC_LF as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

Sensor Controller Timers

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a 2^N prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when the accurate 48 MHz high frequency crystal is the source of SCLK HF.

· Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baudrate generation up to a maximum of 3 Mbps.

The I²S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I²C interface is used to communicate with devices compatible with the I²C standard. The I²C interface can handle 100 kHz and 400 kHz operation, and can serve as both master and slave.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in † 6. All digital peripherals can be connected to any digital pin on the device.

For more information, see the CC13x2x7, CC26x2x7 SimpleLink™ Wireless MCU Technical Reference Manual.

8.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC1352P7 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

8.10 µDMA

The device includes a direct memory access (μ DMA) controller. The μ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform a transfer between memory and peripherals. The μ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- · Ping-pong mode for continuous streaming of data

8.11 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface. The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.

Product Folder Links: CC1352P7

8.12 Power Management

To minimize power consumption, the CC1352P7 supports a number of power modes and power management features (see 表 8-2).

SOFTWARE CONFIGURABLE POWER MODES RESET PIN MODE HELD ACTIVE **IDLE STANDBY SHUTDOWN CPU** Off Off Off Active Off Flash Off Off On Available Off SRAM On On Retention Off Off **Duty Cycled** Off Off Supply System On Register and CPU retention Full Full Partial Nο Nο SRAM retention Full Full Full Nο No 48 MHz high-speed clock XOSC HF or XOSC HF or Off Off Off (SCLK HF) RCOSC HF RCOSC HF 2 MHz medium-speed clock RCOSC MF RCOSC MF Available Off Off (SCLK MF) 32 kHz low-speed clock XOSC LF or XOSC LF or XOSC LF or Off Off RCOSC LF RCOSC LF RCOSC LF (SCLK_LF) Peripherals Off Off Available Available Off Sensor Controller Available Available Available Off Off Wake-up on RTC Available Available Available Off Off Available Wake-up on pin edge Available Available Available Off Wake-up on reset pin On On On On On Brownout detector (BOD) On **Duty Cycled** Off Power-on reset (POR) On On On Off Off Available Off Off Watchdog timer (WDT) Available Paused

表 8-2. Power Modes

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see 表 8-2).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.



The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

备注

The power, RF and clock management for the CC1352P7 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the SimpleLink™ CC13xx and CC26xx software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.

8.13 Clock Systems

The CC1352P7 device has several internal system clocks.

The 48 MHz SCLK_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC_HF) or an external 48 MHz crystal (XOSC_HF). Radio operation requires an external 48 MHz crystal.

SCLK_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK_MF clock is always driven by the internal 2 MHz RC Oscillator (RCOSC_MF).

SCLK_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC_LF), a 32.768 kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK_LF signal to other devices, thereby reducing the overall system cost.

8.14 Network Processor

Depending on the product configuration, the CC1352P7 device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the device's system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9 Application, Implementation, and Layout

备注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

For optimum RF performance, especially when using the high-power PA, it is important to accurately follow the reference design with respect to component values and layout. Failure to do so may lead to reduced RF performance due to balun mismatch. For the high-power PA, the amplitude- and phase balance through the balun must be <1 dB and <6 degrees, respectively.

PCB stack-up is also critical for proper operation. The CC1352P7 EVMs and characterization boards are using a finished thickness between the top layer (RF signals) and layer 2 (ground plane) of 175 µm. It is very important to use the same substrate thickness, or slightly thicker, in an end product implementing the CC1352P7 device.

9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC1352P7 device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator components, as well as ground connections for all of these.

XD24-PA9093 Design **Files**

CC1352-P7EM-XD7793- The differential CC1352-P7EM-XD7793-XD24-PA9093 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 915 MHz on the high-power PA output.

CC1352-P7EM-XD7793- The differential CC1352-P7EM-XD7793-XD24-PA24 reference design provides XD24-PA24 Design Files schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 20 dBm operation at 2.4 GHz on the high-power PA output.

XD24-PA24 10dBm **Design Files**

CC1352-P7EM-XD7793- The differential CC1352-P7EM-XD7793-XD24-PA24 10dBm reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 10 dBm operation at 2.4 GHz on the high-power PA output.

Files

LP-CC1352P7-1 Design Detailed schematics and layouts for the multi-band CC1352P7 LaunchPad evaluation board featuring 868/915 MHz RF matching on the 20 dBm PA output and up to 5 dBm TX power at 2.4 GHz.

Files

LP-CC1352P7-4 Design Detailed schematics and layouts for the multi-band CC1352P7 LaunchPad evaluation board featuring 2.4 GHz RF matching optimized for 10 dBm operation on the 20 dBm PA output and up to 13 dBm TX power at 433 MHz. For evaluation of 20 dBm operation at 2.4 GHz the BOM can be modified as described in the schematics available in the Design Files.

Sub-1 GHz for LaunchPad™ Development

Kit and SensorTag

The antenna kit allows real-life testing to identify the optimal antenna for your and 2.4 GHz Antenna Kit application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:

PCB antennas



- · Helical antennas
- Chip antennas
- Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

9.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see *Semiconductor and IC Package Thermal Metrics*.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_I = \psi_{\text{IT}} \times P + T_{\text{case}} \tag{1}$$

2. From board temperature:

$$T_I = \psi_{\rm IB} \times P + T_{\rm board}$$
 (2)

3. From ambient temperature:

$$T_I = R_{\Theta IA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in \dagger 7.8.

Example:

Using 方程式 3, the temperature difference between ambient temperature and junction temperature is calculated. In this example, we assume a simple use case where the radio is transmitting continuously at 20dBm output power. Let us assume the ambient temperature is 105 °C and the supply voltage is 3.3 V. To calculate P, we need to look up the current consumption for Tx at 105 °C in 图 7-11. From the plot, we see that the current consumption is 68 mA. This means that P is 3.3 V × 68 mA = 224.4 mW.

The junction temperature is then calculated as:

$$T_I = 23.4^{\circ} C/_W \times 224.4 mW + T_A = 5.3^{\circ} C + T_A$$
 (4)

As can be seen from the example, the junction temperature is 5.3 °C higher than the ambient temperature when running continuous Tx at 105 °C and, thus, well within the recommended operating conditions of 115 °C.

For various application use cases current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, etc. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in *Measuring CC13xx and CC26xx Current Consumption*.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

10.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, XCC1352P7 is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RGZ*).

For orderable part numbers of *CC1352P7* devices in the RGZ (7-mm x 7-mm) package type, see the *Package Option Addendum* of this document, the Device Information in † 3, the TI website (www.ti.com), or contact your TI sales representative.




图 10-1. Device Nomenclature

10.2 Tools and Software

The CC1352P7 device is supported by a variety of software and hardware development tools.

Development Kit

CC1352P7-1 LaunchPad™ Development Kit

The CC1352P7-1 LaunchPad[™] Development Kit enables development of high-performance wireless applications in the 863 - 930 MHz and 2.4 GHz frequency bands that benefit from low-power operation. The kit features the CC1352P7 multi-band and multiprotocol SimpleLink Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad



ecosystem, easily enabling additional functionality like sensors, display, and more. The built-in EnergyTrace™ software is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low power consumption.

The RF configuration of the LaunchPad enables up to +20 dBm output power for 863 to 930 MHz and +5 dBm output power for 2.4 GHz.

CC1352P7-4 LaunchPad™ Development Kit

The CC1352P7-4 LaunchPad[™] Development Kit enables development of high-performance wireless applications in the 433 MHz and 2.4 GHz frequency bands that benefit from low-power operation. The kit features the CC1352P7 dual-band and multiprotocol SimpleLink Wireless MCU with an integrated High Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display, and more. The built-in EnergyTrace[™] software is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low-power consumption.

The RF configuration of the LaunchPad enables up to +13 dBm output power for 433 MHz and +10 dBm output power for 2.4 GHz. The LaunchPad can also be used as a development kit when evaluating other device family devices such as CC1312R7 for use with 433 MHz frequency bands or CC2652P7 for +10 dBm in the 2.4 GHz band.

For evaluation of +20 dBm operation at 2.4 GHz the BOM can be modified as described in the schematics available in the Design Files.

Software

SimpleLink™ CC13XX-CC26XX SDK

The SimpleLink CC13xx and CC26xx Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC1352P7 device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.2
- Thread (based on OpenThread)
- Zigbee 3.0
- Wi-SUN®
- TI 15.4-Stack an IEEE 802.15.4-based star networking solution for Sub-1 GHz and 2.4 GHz
- Proprietary RF a large set of building blocks for building proprietary RF software
- Multiprotocol support concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)

The SimpleLink CC13XX-CC26XX SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit http://www.ti.com/simplelink.

Development Tools

Code Composer Studio[™] Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace™ software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and build CCS and Energia[™] projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud.

IAR Embedded Workbench® for Arm®

IAR Embedded Workbench® is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet™ and Segger J-Link™. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32 KB size-limited version is available through jar.com.

SmartRF™ Studio

SmartRF™ Studio is a Windows® application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests transmit and receive packets between nodes
- · Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- · Custom GPIO configuration for signaling and control of external switches

Sensor Controller Studio

Sensor Controller Studio is used to write, test and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:

- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language

Copyright © 2022 Texas Instruments Incorporated



Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

10.2.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

10.3 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC1352P7. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

TI Resource Explorer

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

Errata

CC1352P7 Silicon **Errata**

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

Application Reports

All application reports for the CC1352P7 device are found on the device product folder at: ti.com/product/ CC1352P7/#tech-docs.

Technical Reference Manual (TRM)

CC13x2x7, CC26x2x7 SimpleLink™ Wireless MCU TRM

The TRM provides a detailed description of all modules and peripherals available in the device family.

10.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

10.5 Trademarks

SimpleLink™, LaunchPad™, EnergyTrace™, Code Composer Studio™, and TI E2E™ are trademarks of Texas Instruments.

I-jet[™] is a trademark of IAR Systems AB.

J-Link™ is a trademark of SEGGER Microcontroller Systeme GmbH.

www.ti.com.cn

Wi-SUN® and mioty® are registered trademarks of Wi-SUN Alliance Inc.

Zigbee® is a registered trademark of Zigbee Alliance Inc.

Bluetooth® is a registered trademark of Bluetooth SIG Inc.

Arm Thumb® is a registered trademark of Arm Limited (or its subsidiaries).

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。



11 Mechanical, Packaging, and Orderable Information



www.ti.com 6-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC1352P74T0RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1352 P74	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jan-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC1352P74T0RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jan-2023



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CC1352P74T0RGZR	VQFN	RGZ	48	2500	367.0	367.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司