

TI Designs: TIDA-01458

用于超声波 CW 脉冲发生器的低噪声固定压降 ± 2.5 至 $\pm 12V$ 输出电压 3A 电源参考设计



说明

此参考设计允许数字化可编程电源通过 24V 总线为连续波 (CW) 模式的超声波发射电路供电。在用户软件控制下, 有两个可调节的输出 (± 2.5 至 $\pm 12V$)。这些输出可提供高达 2A 且纹波和噪声极低的正负稳压器输出。通过并行添加更多稳压器, 可扩展电源以提供高达 3A 的更高输出电流。电源还可与外部时钟同步。

资源



TIDA-01458	设计文件夹
TIDA-01352	设计文件夹
LMR14050	产品文件夹
LM73605	产品文件夹
TPS7A47	产品文件夹
TPS7A33	产品文件夹
TLV2171	产品文件夹
TL431A	产品文件夹

特性

- 超声波脉冲发生器中用于 CW 模式的独立正负电压电源
- 包括两个用于创建可调输出的高性能降压稳压器
- 为降低输出纹波, 高性能、低噪声 LDO 作为电源滤波器运行, 从而以最少的 LDO 散热量获得最低纹波 ($1.6A$ 负载下 $<100\mu V$)
- LDO 具有自适应压降, 特殊的电路使 LDO 输出始终较 LDO 输入低 1V
 - 降低 LDO 功率损耗
- 能够实现与超声波主时钟或系统时钟频率的开关频率同步
 - 有助于更好地抑制谐波
- 模块化设计允许添加更多稳压器块

应用

- 医用超声波扫描仪
- 声纳成像设备
- 无损评价设备



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

This design guide describes a power supply for continuous wave (CW) mode. These typically need ± 2.5 to ± 12 V under software control. Budget a current delivery up to 3 A at outputs of DC-DC converters. In addition, the power supplies must have a very low level of ripple and noise at the output voltage.

1.1 Basic Ultrasound System

In an ultrasound system, the transmitter that generates high-voltage signals to excite a transducer is one of the most critical components in the entire ultrasonic diagnostic system. There are semiconductor devices available that can generate high-voltage signals to ensure the penetration depth of ultrasonic signals. A generic system-level block diagram for a cart-based ultrasound scanner is shown in [图 1](#).




图 1. System-Level Block Diagram for Cart-Based Ultrasound Scanners

The high-voltage pulses (to be transmitted inside human body to get information about blood, organs, tissues, and so on) are bipolar in nature and are transmitted by transmitters (TXs). There are two modes in general:

1. Pulse (also known as brightness, or B) mode where high-voltage pulses (-100 V and 100 V, typically) are transmitted for a particular short time only.
2. CW mode where low-voltage (± 2.5 to ± 10 V, typically) pulses are continuously transmitted.

1.2 Key System Specifications

表 1 shows the key system specifications.

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input voltage (V_{IN})	24 V \pm 10%
V_{BUCK} positive output voltage range	2.5 to 12 V
Load current capacity positive buck	3 A
V_{BUCK} negative output voltage range	-2.5 to -12 V
Load current capacity negative buck	3 A
LDO ($V_{IN}-V_O$) drop across the LDO	1 V (adjustable through pre-set)
External clock synchronization	Yes
External sync frequency	400 kHz
LDO output current capacity	2 \times 1 A positive
LDO output current capacity	2 \times 1 A negative
Scalability	Yes

2 System Overview

2.1 Block Diagram




图 2. System Block Diagram

Positive Regulator Block

This reference design uses the LM73605 DC-DC converter as a synchronous buck regulator. The output is varied by changing the feedback factor of the regulator in response to a DC control voltage the output can vary from 2.5 to 12 V and the device can deliver load currents up to 5 A. To eliminate the ripple on the buck, the TPS7A4701 low-noise LDO is used as a power filter. The voltage drop ($V_{in}-V_o$) across the LDO is kept at 1 V. This drop is above the dropout of the regulator and thus the LDO can have low power dissipation as well as good PSRR performance. This drop across the LDO is maintained for all output voltage settings of the buck. This is done by an op amp feedforward circuit that monitors the DC voltage at the input of the LDO and adjusts the feedback pin of the LDO to keep a fixed $V_{in}-V_o$ across the regulator.

Negative Regulator Block

This reference design uses the LMR14050 DC-DC converter setup as an inverting regulator. The output is varied by changing the feedback factor of the regulator in response to a DC control voltage. The output can vary from -2.5 to -12 V and the device can deliver load currents up to 3 A. To eliminate the ripple on the buck, the TPS7A3301 low-noise LDO is used as a power filter. The voltage drop ($V_{in}-V_o$) across the LDO is kept at 1 V. This drop is above the dropout of the regulator and thus the LDO can have low power dissipation as well as good PSRR performance. This drop across the LDO is maintained for all output voltage settings of the buck. This is done by an op amp feedforward circuit that monitors the DC voltage at the input of the LDO and adjusts the feedback pin of the LDO to keep a fixed $V_{in}-V_o$ across the regulator.

The system is modular. More DC-DC converter sections that are identical to the ones demonstrated can be added to increase output current capacity. All sections are driven with the same DC control waveform as well as the sync waveform.

Presets in the board can adjust the dropout to values other than 1 V by the designer.

2.2 Highlighted Products

2.2.1 LM73605

The LM73605 device is a synchronous step-down DC-DC converter capable of driving 5 A from a supply voltage from 3.5- to 36-V DC. It has high efficiency and a high-output accuracy in a small solution size. Peak current mode control is employed. The device has an adjustable frequency and also allows frequency synchronization.

2.2.2 LMR14050

The LMR14050 device is an integrated 40-V, 5-A step-down regulator with an integrated switching FET. The device has an ultra-low quiescent current of 1 μ A in sleep mode. It has an adjustable switching frequency range and internal loop compensation. It also has cycle-by-cycle current limit, thermal sensing, and shutdown.

2.2.3 TPS7A4701

The TPS7A4701 device is a positive voltage (36 V), ultra-low-noise (4 μ V_{RMS}) low-dropout linear regulator (LDO) capable of sourcing a 1-A load.

2.2.4 TPS7A3301

The TPS7A3301 device is a negative voltage (–36 V), ultra-low-noise (16- μ V_{RMS}, 72-dB PSRR) linear regulator capable of sourcing a maximum load of 1 A.

2.2.5 TLV2171

The 36-V TLV2171 device provides a low-power option for cost-conscious industrial and personal electronics systems requiring an electromagnetic interference (EMI)-hardened, low-noise, single-supply operational amplifier (op amp) that operates on supplies ranging from 2.7 V (\pm 1.35 V) to 36 V (\pm 18 V).

2.3 System Design Theory

This section explains the design theory and equations for each of the devices used in this reference design.




图 3. DC-DC Converters Schematic

Copyright © 2017, Texas Instruments Incorporated

2.3.1 Positive Switching Regulators

The LM73605 (U1) is a synchronous buck regulator that can drive 5 A of current. The output voltage is typically set up by R7 and R4. The feedback pin is normally regulated to 1 V. A DC control voltage between 0 and 3.3 V applied to Pin 1 of J1 is used to modify the output of the buck regulator from 2.5 to 15 V. This voltage is applied to U2B. This is an op amp buffer and its output is connected to a low-pass filter comprising of R8 and C17. The low-pass filter ensures that a pure DC voltage is applied to the feedback pin. Assume that the control voltage on Pin 1 of J1 is 0 V. The output of op amp U2B is also 0 V.

$$V_O = \frac{R4}{(R7 + R4)} = 1\text{ V} \quad (1)$$

$$V_O = \frac{1\text{ V} (1\text{ M} + 68\text{ k})}{68\text{ k}} = 15.7\text{-V maximum output voltage}$$

Assume now that 3-V DC is applied on Pin 1 of J1. The output of the op amp is now 1-V DC. Applying the superposition theorem on the feedback pin:

$$\frac{V_O \times R4}{(R7 + R4)} + \frac{1\text{ V} \times R7}{(R7 + R4)} = 1\text{ V} \quad (2)$$

$$\frac{V_O \times 68\text{ k}}{(1\text{ M} + 68\text{ k})} + \frac{1\text{ V} \times 1\text{ M}}{(1\text{ M} + 68\text{ k})} = 1\text{ V}$$

Therefore, for a DAC control range of 0 3 V, the output voltage varies from 1 to 15.7 V.

$$V_O = 15.7 - 15 \times V_{\text{CON}} \quad (3)$$

This is an approximate equation describing the behavior given the resistors placed R58 on pin 9 of U1 sets the operating frequency of the DC-DC converter.

图 4 shows that a frequency of 400k is set for a 93k resistor. Transistor Q1 is set up as a buffer and is used to couple the sync signal to the sync pin. With no sync input, the sync pin is ground with a 10k resistor.




图 4. R_T Resistance versus Frequency

U4 (LMR14050) is a 5-A non-synchronous buck regulator. This regulator is set up as an inverting regulator. As shown in 图 5, to set up a buck regulator in inverting mode, the bottom of S2 is connected as a negative output. The output end of the inductor L is grounded. The circuit now looks like a traditional negative regulator.




图 5. Basic Functionality of Negative Switching Regulators

Note that the maximum voltage that the device sees is as calculated using 公式 4:

$$V_{STRESS} = (V_{IN} + V_{OMAX}) \tag{4}$$

For $V_{IN} = 24\text{ V}$ and $V_O = -15\text{ V}$, the device sees 39 V, which is very close to the absolute maximum rating of the device. Therefore, a maximum of -12 V can be kept at the output.




图 6. Theoretical Waveforms for Negative Buck

Regarding 图 6, assume TON is the time S1 conducts and TOFF is the time S2 conducts.

$$V \times TON = |V_O| \times TOFF \quad (5)$$

$$|V_O| = \frac{V \times D}{(1-D)}$$

Note that I_O = Average of IS2.

$$I_O = \frac{I_{MAX} \times TOFF}{T} \quad (6)$$

$$I_O = I_{MAX} \times (1-D)$$

Therefore, if $V_O = -15$ V, $D = 0.36$, I_O maximum = 3 A for a 5-A buck switcher. Resistors R27 and R56 are used to set the output voltage. The LMR14050 has a feedback voltage of 0.75 V.

$$\frac{V_O \times R56}{(R27 + R56)} = 0.75 \text{ V} \quad (7)$$

$$\frac{V_O \times 22 \text{ k}}{(22 \text{ k} + 442 \text{ k})} = 0.75$$

$$V_O = -15 \text{ V}$$

To adjust the negative output, apply a DC control voltage between 0 and 3 V to Pin 2 of J1.

The collector of Q5 adds a voltage to the feedback pin of the LMR14050. When this voltage from the feedback pin to the device ground equals 0.75 V, the output of the negative converter drops to zero. The 0.75 V is obtained through the op amp current source. When the DC voltage applied to pin 3, U2A is 0 V. The current in Q5 = 3.3/R16 or 3.3/3K3 = 1 mA. R66 × 1 mA = 1 V. This is more than the 0.75 V needed to bring the output voltage to zero.




图 7. R_T versus Frequency

表 2. Typical Frequency Setting R_T Resistance

f _{sw} (kHz)	R _T (kΩ)
200	127.0
350	71.5
500	49.9
750	32.4
1000	23.7
1500	15.8
2000	11.5
2200	10.5


This is an approximate equation describing the behavior given the resistors placed R25 is used to set the oscillator frequency at 400k.

Transistor Q4 is used to couple the sync signals to the R_T pin. When there is no sync signal, the transistor is cut off. The Enable pin is driven by transistor Q6. This transistor acts as a level shifter as the Enable pin is referenced to -V_O. Resistors R22 and R23 act as a voltage divider and at a minimum supply voltage turn the PNP transistor on

$$\frac{V_{MIN} \times R22}{(R22 + R23)} = 0.65 \text{ V} \tag{8}$$

$$V_{MIN} = \frac{0.65 \times 103.6 \text{ k}}{3.6 \text{ k}} = 18 \text{ V}$$

2.3.2 Linear Regulators




Copyright © 2017, Texas Instruments Incorporated

图 8. Linear Regulators Schematic

The LDO section filters out the ripple content in the switching regulators and leaves a very ripple-free and low-noise output to feed the CW power. It relies on the fact that a linear regulator is an active filter and can reduce the ripple seen at its input due to its excellent PSRR performance. For this to work well, the LDO must be in the active region well beyond the dropout; however, operating a regulator in the active region results in power dissipation [$I \times (V_{IN} - V_O)$]. Therefore, to prevent dissipation, it is best to run the regulator just outside its minimum dropout. Because the input voltage of the regulator varies as it is set by software, the hardware circuitry on the board continuously monitors the input voltage, removes the ripple, and adjusts the feedback voltage so that the output voltage is always 1 V lower than input whatever input is present.

图 9 shows a positive LDO with a control voltage applied to R2.



Copyright © 2017, Texas Instruments Incorporated

图 9. Positive LDO Controlled Using V_{CON}

Case 1: When $V_{CON} = 0$ V, let the maximum output voltage be 15 V ($V_{FBK} = 1.4$ V).

$$\frac{V_{OMAX} \times R2}{(R1 + R2)} = 1.4 \text{ V} \quad (9)$$

$$V_{OMAX} = \frac{1.4 \times 110 \text{ k}}{10 \text{ k}} = 15 \text{ V}$$

Case 2: With V_{CON} applied with $R1 = 100\text{K}$, $R2 = 10\text{K}$:

$$\frac{V_O \times R2}{(R1 + R2)} + \frac{V_{CON} \times R1}{(R1 + R2)}$$

$$\frac{V_O}{11} + \frac{V_{CON} \times 10}{11} = 1.4 \text{ V}$$

$$V_O + V_{CON} \times 10 = 15.4 \text{ V} \quad (10)$$

Assume $V_O = V_{IN} - 1$ and apply in 公式 11:

$$V_{IN} - 1 + V_{CON} \times 10 = 15.4 \quad (11)$$


$$V_{CON} = \frac{(16.4 - V_{IN})}{10}$$

公式 11 can be implemented in a differential amplifier: one input is a DC voltage of 16.4 V, the other being the regulator input voltage. The differential amp is set up with a gain of 1/10. In the schematic, U7A is the differential amplifier. R36, R38, R41, and R42 set up a differential gain of 1/10. R39 and C48 form a low-pass filter that removes any ripple on this line and leaves a DC equal to the average value of voltage at the input. U7B is a buffer and the output of this drives the feedback pin. This system is a feedforward system and must not face any stability issues.

For example: If $V_{IN} = 10$ V, then the differential amplifier output $V_{CON} = (16.4 - 10)/10 = 0.64$ V. Now:

- $V_O + 0.64 \times 10 = 15.4$
- $V_O = 15.4 - 6.4 = 9 \text{ V}$
- $V_O - V_{IN} = 1 \text{ V}$

图 10 假设了一个负 LDO 具有施加到 R2 的控制电压。



Copyright © 2017, Texas Instruments Incorporated

图 10. 负 LDO 受控使用 V_{CON}

Case 1: When $V_{CON} = 0$, let the maximum output voltage be -15 V , $V_{FB} = -1.13\text{ V}$.

$$\frac{V_{OMAX} \times R2}{(R1 + R2)} = -1.13\text{ V}$$

$$V_{OMAX} = \frac{-1.13 \times 1.3\text{M}}{100\text{k}}$$

Case 2: With V_{CON} applied and with $R1 = 1200\text{k}$, $R2 = 110\text{k}$:

$$\frac{V_O \times R2}{(R1 + R2)} + \frac{V_{CON} \times R1}{(R1 + R2)} = -1.13\text{ V}$$

$$\frac{V_O \times 110\text{k}}{(1.2\text{M} + 110\text{k})} + \frac{V_{CON} \times 1.2\text{M}}{(1.2\text{M} + 110\text{k})} = -1.13\text{ V}$$

$$V_O + V_{CON} \times 10.9 = -13.45\text{ V} \tag{12}$$

Assume $V_O = V_{IN} + 1$ and apply in 公式 13:

$$V_{IN} + 1 + V_{CON} \times 10.9 = -13.45$$

$$V_{CON} = \frac{(-14.45 - V_{IN})}{10.9} \tag{13}$$

公式 13 can be implemented in a differential amplifier: one input is a DC voltage of 15.7 V, the other being the regulator input voltage. U9A is a differential amplifier with a gain of -1 . This converts the negative input voltage to a positive output level. U9B is a differential amplifier with a gain $1/10.9$ that compares the positive output voltage seen on U9A with a fixed DC voltage of -14.45 V. For example: If the V_{IN} of the regulator is -10 V, pin 1 of U9A would be 10 V as U9A is an inverting amplifier with a gain of 1 . The output of U9B that is a differential amplifier with an attenuation of $1/12$ would be as follows:

- From 公式 13:

$$V_{CON} = \frac{-(14.45 - (-10))}{10.9} = -0.408 \text{ V}$$

- From 公式 12:

$$V_O + V_{CON} \times 10.9 = -13.45 \text{ V}$$

$$V_O - 0.475 \times 10.9 = -13.45 \text{ V}$$

$$V_O = -9 \text{ V}$$

This is $V_{IN} + 1$. The drop across the LDO is 1 V. Therefore, the drop across the differential amplifier needs to be -0.4 V. The differential amplifier implements

$$\frac{(10 - 14.45)}{10.9} = -0.4 \text{ V}$$

$$V_O = 14.69 - 0.475 \times 12 = -9 \text{ V} \quad (14)$$

R47 and C53 form a low-pass filter that removes any ripple present on the input of the LDO. ORing diodes D5, D6, D7, and D8 are used to connect the output with the high-voltage supply. The diodes would block the high voltages from reaching the regulators. The control loop is common to all the LDOs, and it is possible to place many LDOs on the same control loop to share the currents.

3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

表 3. Connectors, Fuses, and Test Points on Board

REFERENCE	DESCRIPTION	PINOUT
J4	24-V input	24-V GNDA
J1	$V_{CON} + Sync$	V_{CON} positive V_{CON} negative Sync PGND_A
J2	Positive regulator output	Out_1 Reg_P Out_2
J3	Negative regulator output	out_1B Reg_M Out_2B
J5	+ V_O SMA	+ V_O
J7	- V_O SMA	- V_O
J6	SMA regulator positive output	—
J8	SMA regulator positive output	—

3.1.1 TIDA-01458 Board Images

图 11 和 图 12 显示 TIDA-01358 PCB 的顶部和底部视图，分别。




图 11. Top View




图 12. Bottom View

3.2 Testing and Results

To test the board, use the following equipment:

- 24-V DC input supply rated at 5 A
- 5-V variable DC source to provide a control signal to adjust the output voltages
- 15- Ω power resistors as well as an electronic load is also needed
- 5-V pulses frequency source capable of generating frequencies from 300 to 500 kHz
- Oscilloscope (100 MHz)
- Spectrum analyzer
- Thermal camera

3.2.1 Test 1: Output Voltages as a Function of Control Voltage-Negative Power Supply

A load of 0.8 A is put on the output of the LDO, and the output voltage is observed as a function of DC control voltage.




图 13. Output Voltage as Function of DC Control-Negative

3.2.2 Test 2: Voltage Drop Across Negative LDO as a Function of Control Voltage

A load of 0.8 A is put on the output of the LDO, and the voltage drop across the LDO is observed for varying DC-DC converter outputs.

注: Adjust R20 to 14 V.




图 14. Voltage Drop Across Negative LDO

3.2.3 Test 3: Output Voltages as a Function of Control Voltage-Positive Power Supply

A load of 0.8 A is put on the output of the LDO, and the output voltage is observed as a function of DC control voltage.




图 15. Output Voltage as Function of DC Control-Positive

3.2.4 Test 4: Voltage Drop Across Positive LDO as a Function of Control Voltage

A load of 0.8 A is put on the output of the LDO, and the voltage drop across the LDO is observed for varying DC-DC converter outputs.

注: Adjust R17 to 15.47 V.




图 16. Voltage Drop Across Positive LDO

3.2.5 Test 5: Load Regulation Positive DC-DC

The load regulation is given in 图 17 and 表 4 for different load currents and output voltages.




图 17. Load Regulation Positive DC-DC

表 4. Load Regulation Positive DC-DC Data

CURRENT	12 V	5 V	3.3 V
0	12.05	5.00	3.50
1	11.94	4.85	3.30
2	12.01	4.85	3.29
3	12.05	4.86	3.28

3.2.6 Test 6: Load Regulation Negative DC-DC Converter

The load regulation is given in 图 18 and 表 5 for different load currents and output voltages.




图 18. Load Regulation Negative DC-DC

表 5. Load Regulation Negative DC-DC Data

CURRENT	12 V	5 V	3.3 V
0	11.49	5.05	3.56
1	11.64	4.95	3.45
2	11.49	4.86	3.36

表 5. Load Regulation Negative DC-DC Data (continued)

CURRENT	12 V	5 V	3.3 V
3	11.40	4.76	3.29

3.2.7 Test 7: Voltage Ripple of Positive Power Supply

Load current of 0.8 A from the LDO, 12-V output on the LDO




图 19. Voltage Ripple at Positive DC-DC Output




图 20. Voltage Ripple at Positive LDO Output

3.2.8 Test 8: Voltage Ripple of Negative Power Supply

This test shows the output ripple on the DC-DC converter output as well as LDO output with a load of 0.8 A on the LDO output.




图 21. Voltage Ripple at Negative DC-DC Input




图 22. Voltage Ripple at Negative LDO Output

3.2.9 Test 9: Synchronization Test Positive DC-DC

This test applies an external sync waveform of 3.3-V amplitude to the sync input of the DC-DC converter. The test also observes the switching node of the buck and the sync waveform.

Output voltage for this test is at 12 V with a 2-A load drawn direct on the DC-DC converter.




图 23. Sync and Output Switching Waveform of Positive DC-DC at 440 kHz




图 24. Sync and Output Switching Waveform of Positive DC-DC at 500 kHz

3.2.10 Test 10: Synchronization Test Negative DC-DC

This test applies an external sync waveform of 3.3-V amplitude to the sync input of the DC-DC converter. The test also observes the switching node of the buck and the sync waveform.

Output voltage for this test is at -12 V with a 2-A load drawn direct on the DC-DC converter.




图 25. Sync and Output Switching Waveform of Negative DC-DC at 440 kHz




图 26. Sync and Output Switching Waveform of Negative DC-DC at 500 kHz

3.2.11 Test 11: Spectrum Analyzer

The following waveforms are plots on a spectrum analyzer. This test measures the level of the switching waveform on the output of the DC-DC converters as well as the LDOs. These plots are for both positive and negative sections. A load of 1 A is applied on the LDO output and the LDO is maintained at a dropout of 1 V for both positive and negative circuits.




图 27. Spectral Plot of Negative DC-DC Output




图 28. Spectral Plot of Negative LDO Output

$$PSRR = 20 \times \log(V_{IN\ LDO}/V_{OUT\ LDO})$$

$$PSRR = 20 \times \log(15.8\text{ mV}/45.16\ \mu\text{V}) = 50.8\text{ dB}$$




图 29. Spectral Plot of Positive DC-DC Output




图 30. Spectral Plot of Positive LDO Output

$$PSRR = 20 \times \log(V_{IN} \text{ LDO}/V_{OUT} \text{ LDO})$$

$$PSRR = 20 \times \log(8.3 \text{ mV}/442 \text{ } \mu\text{V}) = 44.04 \text{ dB}$$

3.2.12 Test 12: Ramp of Control Voltage and Output Voltage LDO-Positive

A signal generator is used to give a ramp waveform on the DC control voltage input. The variation in the output voltage on the LDO was seen. A load resistance of 10 Ω was placed on the LDO output.




图 31. Ramp Waveform on Control Voltage-Positive DC-DC

A signal generator is used to give a square waveform on the DC control voltage input. The variation in the output voltage on the LDO is seen. A load resistance of 10 Ω is placed on the LDO output.




图 32. Square Waveform on Control Voltage-Positive DC-DC

3.2.13 Test 13: Ramp of Control Voltage and Output Voltage LDO-Negative

A signal generator is used to give a ramp waveform on the DC control voltage input. The variation in the output voltage on the LDO is seen. A load resistance of $10\ \Omega$ is placed on the LDO output.




图 33. Ramp Waveform on Control Voltage-Negative LDO

A signal generator is used to give a ramp waveform on the DC control voltage input. The variation in the output voltage on the LDO is seen. A load resistance of $10\ \Omega$ is placed on the LDO output.




图 34. Square Waveform on Control Voltage-Negative LDO

3.2.14 Test 14: Load Switching of 1-A Load at LDO Output

A 10-Ω load is switched on and off at the LDO output periodically. The output voltage is 9 V.




图 35. Load Switching-Positive LDO

A 10-Ω load is switched on and off at the LDO output periodically. The output voltage was -9 V.




图 36. Load Switching-Negative LDO-A




图 37. Load Switching-Negative LDO-B

3.2.15 Test 15: Temperature Test

This test applies 12 V and 0.8 A on each of the two positive LDOs and -12 V and 0.8 A on each of the two negative LDOs.

This test also applies a 0.5-V drop on the positive LDO and a 0.5-V drop across the negative LDO.




图 38. Temperature Test

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01458](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01458](#).

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01458](#).

4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01458](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01458](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01458](#).

5 Related Documentation

This reference design did not use any related documentation.

5.1 商标

All trademarks are the property of their respective owners.

6 About the Author

SANJAY DIXIT is a system architect in the Industrial Systems-Medical Healthcare and Fitness Sector at Texas Instruments, where he is responsible for specifying reference designs.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。您就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司