TI Designs：TIDEP-0097
具有成本效益的车载信息娱乐系统参考设计

TEXAS INSTRUMENTS

说明

该汽车参考设计依托 TI Jacinto™DRA71x 处理器，着重于实现系统级成本削减。这种六层设计通过优化的分接方案、配电网络以及主要特性的集成来降低 PCB 成本。可根据最终产品的要求添加或删除功能。该设计面向 信息 娱乐系统和可重新配置的数字仪表组等应用而设计。该设计采用单个 PMIC，具有 12V 输入电压。该设计支持 HDMI、USB3.0 或 USB2.0、TAS6424 数字 D 类放大器、FPD-Link 接口以及其他许多 特性。该设计包含 Linux®、 Android™ 或基于 QNX 的软件开发套件 (SDK)。

资源

TIDEP-0097	设计文件夹
DRA71x	产品文件夹
TPS65919-Q1	产品文件夹
TAS6424-Q1	产品文件夹

咨询我们的 E2E 专家

特性

- 集成多种特性的 TI Jacinto DRA71x 处理器 有助于设计具有成本效益且功能丰富的入门级（显示音频）信息娱乐系统和仪表组系统
- 支持 2D 和 3D 图形的 DRA71x 超集处理器，C66x DSP 以及 Cortex®-M4 选项
- 处理器 SDK 具备无线电和音频附加组件包，适用于 Linux、Android 和 QNX 开发
- 可节省成本的 特性 包括六层硬件设计、后视摄像头 (RVC) 支持、调谐器与软件定义无线电 (SDR) 相集成、D 类放大器和多区域音频支持
- 包含面向电源、音频、处理和显示的 TI 解决方案和支持

应用

- 入门级车载信息娱乐系统 (IVI) 音响主机
- 数字仪表组
- 无线电和音频协处理器
- 汽车音频放大器

Copyright © 2017, Texas Instruments Incorporated

⚠️ 该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

This reference design is a system that includes the DRA 71x automotive applications processor, a power solution, DRAM(DDR3L), and multiple interface ports an expansion connectors. This system is designed on a six-layer PCB using a unique via breakout scheme, a single PMIC solution, and fewer but integrated functions that allows for lower manufacturing costs without sacrificing quality of the end product. The reference design targets entry level infotainment applications with a high-end look and feel. An HDMI and FPD-Link III port allows for the connection of a high-definition display and rear view camera to provide a rich user interface. A *Bluetooth* ® and Wi-Fi® module, audio and tuner inputs, and USB port are included to allow for connectivity of wireless and wired audio devices for rich output from the Class-D audio amplifier. The optimized power solution allows the design to be powered from a single 12-V power source.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS	DETAILS
Input power source	12-V power adapter or variable power source	节 3.1.1
Start-stop	System can run as low as 6V when engine starts	节 2.2.4
Battery dropout support	System has 50ms of backup support in case of loss of power	节 2.2.3
Class-D audio amplifier	Audio output from input stream	节 2.2.6
Global positioning system (GPS)	Module option for GPS, Bluetooth, or Wi-Fi	节 2.2.7
TPS65919 PMIC	Single-power solution for SoC	节 2.3.2
Six-layer PCB design	Lower-cost PCB solution	节 2.4.1

2 System Overview

2.1 *Block Diagram*

Copyright © 2017, Texas Instruments Incorporated

图 **1. TIDEP-0097 Block Diagram**

2.2 *Design Considerations*

2.2.1 **DRA71x Applications Processor**

This reference design uses the DRA71x application processor to integrate and handle all the peripheral inputs and to deliver the outputs to the respected ports. Included features are RVC and SDR capabilities, which take away the requirement for discrete components because they are included in the SoC of the DRA71x. The device features a simplified power supply rail mapping, which enables lower cost PMIC solutions.

2.2.2 Power Architecture

This reference design has optimized power architecture. The input to the design can be a 12-V power source similar to a car battery. The 12-V source is boosted to 16 V and is also bucked down to 3.3 V. The 16 V is used for the media hub, display module, and local USB port. The 16 V is also bucked down to 10.5 V to be used for sensor ports and modules. The 3.3 V is the input to the TPS65919-Q1, which provides a single PMIC power solution for the design. The TPS65919 PMIC is optimized to provide all the power rails for the SoC.

2.2.3 Battery Dropout Protection

This design includes battery dropout protection in case the battery suddenly becomes disconnected or shorted and causes the voltage to drop to 0 V immediately. This protection provides immunity to momentary voltage dropouts that may occur over the life of the vehicle. If the battery becomes disconnected, this protection is specified to power the downstream power rail for as long as 50 ms in cycles. The four parallel 2200-µF capacitors act as a small battery to provide power during the disconnection time. This feature is optional based on the end product, but removing this feature could result in lower design costs. Refer to Section 23.0 in the FordEMC document.

2.2.4 Start-Stop System

Auto start-stop systems are starting to be widely implemented in infotainment systems.. A start-stop system or stop-start system automatically shuts down and restarts the engine to reduce the amount of time the engine spends idling, which reduces fuel consumption and emissions. This system applies to cases such as stopping at a red light, stop sign, and so forth. When the engine shuts down and resets many times, the battery voltage drops and normally causes the system to lose power frequently. The reference design has a buck-boost solution using LM5175-Q1 to prevent the system from losing power in these cases. The main specification for the start-stop feature is the system must be able to maintain full functionality all the way down to 6 V while being supplied from the car battery. 6 V is the specification for this design; however, some systems can be designed to be powered with a lower or higher voltage depending on specifications. Some companies require this feature; however, the feature is optional, and if the feature is removed from the design, the removal can reduce cost. Refer to Section 20.0 in the FordEMC document for the timing diagram.

The start-stop feature is end equipment specific. The design can be scaled to leave out the start-stop feature if desired. However, this reference design includes the start-stop feature.

2.2.5 Radio Tuners

The reference design includes an AM, FM, and HD radio receiver to be used in conjunction with the integrated software defined radio. There are two radio tuners in the design: one is only a tuner, and the other is a tuner with an integrated audio CODEC. The single tuner receives the radio signal and sends the signal to the DSP in the SoC for additional processing. The tuner with the built-in CODEC can receive the radio signal and process the signal onsite, which makes this tuner versatile with analog or digital signals and distributes them throughout the audio system. The tuner accepts a coaxial connection that connects to a Rosenberger ® FAKRA RF connector.

2.2.6   Class-D Audio Amplifier

The TAS6424-Q1 is a digital Class-D audio amplifier designed to provide four channels with 4-Ω output capability with up to 75-W output power. The outputs are placed on the design to connect speakers to resemble a stereo load. Different amplifier solutions are available.

2.2.7   Bluetooth® , WLAN, GPS

Wireless connectivity is desired for hands-free infotainment use. This reference design includes wireless connectivity capabilities for Bluetooth, WLAN, and GPS. This design supports Standard Bluetooth, BLE, 2G WLAN, and 5G WLAN on the module. The module is built off the chipset from TI WL1873, which offers integrated Wi-Fi, Bluetooth, Bluetooth Smart, and GPS solutions. The module offers an audio solution for AirPlay ®receivers, full audio stack streaming, and more infotainment audio streaming options. The WL1873 offers high throughput and extended range with Wi-Fi and Bluetooth coexistence in a power-optimized solution. Only a single dual-band antenna is required for the module. A dual-band 2.4-GHz or 5-GHz PCB antenna is used. The WL1873 provides entry-level GPS capabilities. The GPS feature on the WL1873 module supports two of the four GPS satellite constellations, thus making the module a cost effective solution for entry-level navigation.

There is an option to use a u-blox® M8U module that provides a more-accurate GPS feature because the module supports all four of the satellite constellations around the world and offers 802.11ac for Wi-Fi capabilities. The u-blox module is an option that can be added based off of product requirements.

2.2.8   FPD-Link III

The design includes a 720-p FPD-Link III parallel-to-serial interface (DS90UB921). The interface supports up to 24 bits of data and can operate at pixel rates up to 85 MHz. An interrupt is supported to enable the back-channel communication, which is typically required if supporting touch screen capabilities. Power control to the panel is also supported through SoC GPIO. The SerDes pair is designed for a robust, rear view camera peripheral to be included in the system.

2.2.9   High-Definition Multimedia Interface (HDMI)

The design includes an integrated HDMI interface, which is supported on a type-A HDMI connector. The interface will support 1080 p with 24-b color. A communication channel (DDC/CEC) is supported to the HDMI connector for communication with the HDMI panel. A monitor detect indication is also provided. The DDC/CED interface and monitor detect signals are translated through the transceiver and can be controlled using GPIO from the SoC.

2.2.10   Universal Serial Bus (USB)

The design includes two integrated USB transceivers. USB3.0 super-speed bus (USB-SS) is supported using port USB-SS to a USB3.0 type-A connector. This interface supports up to 5 Gbps and can operate in host or device mode. Also included is a USB2.0 high-speed interface HUB (USB-HS) and can support rates up to 480 Mbps. All USB interfaces can supply VBUS to peripheral when in host mode by enabling VBUS switch; however, the design cannot be powered from VBUS when in device mode.

2.3   Highlighted Products

This reference design features the following TI devices. Refer to the corresponding datasheets for additional information.

- DRA71x application processor

- TPS65919-Q1
- DS90UB921-Q1
- TAS6424-Q1 or TAS6424L-Q1
- DP83TC811-Q1
- DS90UB934-Q1

2.3.1 DRA71x Infotainment Applications Processor

The DRA71x architecture is designed to deliver high-performance concurrencies for automotive applications in a cost-effective solution, which provides full scalability from the Jacinto6 family of infotainment processors including graphics, voice, HDMI, multimedia, and smartphone projection mode capabilities.

Programmability is provided by a single-core Arm Cortex-A15 RISC CPU with Neon extensions and a TI C66x VLIW floating-point DSP core. The Arm processor allows developers to keep control functions separate from other algorithms programmed on the DSP and coprocessors, which reduces the complexity of the system software.

- Video, image, and graphics processing support:
  - Full-HD video (1920 p × 1080 p, 60 fps)
  - Multiple video input and video output
  - 2D and 3D graphics
- Arm Cortex A-15 microprocessor subsystem
- C66x floating-point VLIW DSP
- DDR3/DDR3L memory interface (EMIF) module
- HDMI encoder
- SuperSpeed USB3.0 dual-role device

2.3.2 TPS65919-Q1 Power Management Unit

The TPS65919-Q1 PMIC integrates four configurable step-down converters with up to 3.5A of output current to power the processor core, memory, I/O, and pre-regulation of LDOs. The device is AEC-Q100 qualified. The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences as well as default configurations such as output voltage and GPIO configurations. The OTP is factory programmed to allow start-up without any required software .

- Qualified for automotive applications
- AEC-Q100 qualified
- System voltage range from 3.135 V to 5.25 V
- Four step-down switched-mode power supply (SMPS) regulators
- Four low-dropout (LDO) linear regulators
- Power sequence control

2.3.3   DS90UB921-Q1 FPD-Link III Serializer

The DS90UB921-Q1 serializer, in conjunction with DS90UB934-Q1 deserializer, provides a complete digital interface for concurrent transmission of high-speed video, audio, and control data for automotive display and image sensing applications.

- Qualified for automotive applications
- AEC-Q100 qualified
- Supports extended high definition (1920 p × 720 p, 60 Hz) digital video format
- AC-coupled coax or shielded-twisted pair (STP) interconnect up to 10 m
- Single 3.3-V operation with 1.8-V or 3.3-V compatible LVCMOS I/O interface

2.3.4   TAS6424-Q1 Class-D Audio Amplifier

The TAS6424-Q1 device is a four-channel digital-input Class-D audio amplifier designed for use in automotive head units and external amplifier modules. The device provides four channels at 27 W into 4 Ω at 10% THD+N and 45 W into 2 Ω at 10% THD+N from a 14.4-V supply and 75 W into 4 Ω at 10% THD+N from a 25-V supply. The Class-D topology dramatically improves efficiency over traditional linear amplifier solutions. The output switching frequency can be set either above the AM band, which eliminates the AM-band interference and reduces output filtering and cost, or below AM band to optimize efficiency.

There is also a pin-for-pin compatible lower-cost solution for the Class-D amplifier. The TAS6424L-Q1 is an identical package amplifier; however, the maximum voltage power is 18 V, the output power to bridge tied load is 27 W, and the power to parallel bridge tied load is 70 W. Compared to the TAS6424-Q1 Class D, the output power is half, which correlates to the lower input voltage.

2.3.5   DP83TC811-Q1 Automotive Ethernet PHY

The DP83TC811-Q1 is a single-port automotive Ethernet PHY compliant to IEEE802.3bw. The device provides all physical layer functions required to transmit and receive data over single twisted-pair cables. Additionally, the DP83TC811-Q1 provides flexibility to connect to a MAC through a standard MII, RMII, RGMII, SGMII.

- Qualified for automotive applications
- Low active power: 3.3 V VDDA/VDDIO
- Configurable I/O voltages: 3.3 V, 2.5 V, and 1.8 V
- Power saving features

2.3.6   DS90UB934-Q1 FPD-Link III Deserializer

The DS90UB934-Q1 deserializer, in conjunction with the DS90UB913A/933 serializers, supports the video transport needs with a ultra-high speed forward channel and an embedded bidirectional control channel. The DS90UB934 converts the FPD-Link III stream into either a parallel CMOS output or MIPI CSI-2 interface designed to support automotive image sensors up to 12 bits at 100 MHz with resolutions including 1080 × 720 at 60 fps. The DS90UB934 chipset is fully AEC-Q100 qualified and designed to receive data across either 50-Ω single-ended coaxial or 100-ΩSTP cable assemblies.

- Qualified for automotive applications AEC-Q100 grade 2
- Operates up to 100MHz in 12-bit mode to support imagers such as 1080 × 720 at 60 fps
- ISO 10605 and IEC 61000-4-2 ESD compliant

- Configurable 12-bit parallel CMOS or MIPI CSI-2 interface

2.4 *System Design Theory*

This section discusses the critical design elements from a hardware standpoint, which includes the Jacinto6 SoC, PMIC, DDR3L, and high-speed interfaces included in this design. This design has 100% breakout of all the signals from the SoC.

2.4.1 Six-Layer PCB Design

The theory behind a six-layer PCB is to summarize the low-cost aspect of this design. A PCB with fewer layers lowers the cost of manufacturing because there are fewer layers to be fabricated. When reducing the number of layers on a PCB, the power distribution and signal integrity must be taken into account to ensure there is not a quality decline. When PCB designing, focus on both the high-speed, differential SerDes signaling breakout and routing as well as matching DDR3L routing—both of which must be routed first when designing. A few key parameters to define for each PCB design are the PCB stack-up and routing plan, controlled impedance plan, and SoC breakout scheme.

2.4.2 VCA vs BGA

A full ball grid array (BGA) for the DRA71x is 625 balls. If unused or voided balls are removed from the package, a via channel array (VCA) is created. 87 balls are voided on the SoC to create a VCA, which leaves 538 balls to be supported. Creating a VCA package enables routing channels to escape inner most BGA positions and reduce the number of routing layers for 100% signal breakout. A big advantage of VCA is the allowance of larger breakout via land and drill diameters. Smaller via diameters require smaller drill bits that cost more money and more precise manufacturing. Larger via diameters lowers PCB manufacturing costs and also improves PCB reliability and performance. The power integrity of power and ground planes improves, the impedance versus frequency response lowers, and the current density or carrying capacity to the inner most ball positions is maintained.

2.4.3 Via Breakout Scheme

As classified by IPC, the LCARD is *Class 2* and "Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical." By following the *Class 2* guidelines, there are unique aspects of the design scheme.

- Package SMO to PCB land diameters aspect ratio = 0.350 / 0.300 mil, which yields the same board level reliability (BLR) performance as the initial aspect ratio of 0.350 / 0.350 mil
- 16/8 breakout via = via pad/land diameter = 16 mil, via drill diameter = 8 mil
- Centering via between balls

Because the BLR performance was the same as a 1:1 aspect ratio, the smaller land diameter enhances the via centering scheme. With an IPC *Class 2* classification, there is a specification that allows *90° partial via breakout*, which means the via drill edge can extend beyond via land by approximately 1.2 mil. 图 2 shows the breakout scheme.

图 **2. 16/8 Center Via Placement Breakout Scheme**

A key advantage of this breakout is reduced PCB costs from 9% to 18% by center locating vias under the SoC and eliminating the *non-conductive via fill* step. During the *via fill* step,the via is placed between the balls with a larger land diameter and risks wicking solder into the via from the balls during the soldering process. Another advantage of center locating the via is impedance versus frequency response improves because the power and ground routing is closer to the balls in this scheme. A modified via land shape must be implemented, which is called *filleting* . The shape looks similar to a tear drop and preventsthe via breaking out onto the etch and potentially causing an open at that point.

Filleting

图 **3. Modified Via Land Shape**

2.4.4   Power Distribution Network(PDN)

Refer to Figure 5 of *DRA71x Cost Effective Automotive Reference Design User Guide* [1] for this reference design.

2.4.4.1   *PDN Simulation Results*

Refer to 附录 C for simulation results regarding the main SoC power rails. The simulation results for each rail includes effective resistance, loop inductance, ir voltage drop, and target impedance.

2.4.4.2   *Power-Up Sequence*

Refer to 附录 A for the verified SoC power-up sequence. This sequence has been verified to meet the power-up sequence requirements.

2.4.4.3   *Power-Down Sequence*

Refer to 附录 B for the verified SoC power down sequence. This sequence has been verified to meet the power-down sequence requirements.

2.4.4.4   *Processor PDN*

Key device processor high-current power domains must be evaluated for power rail IR drop, decoupling capacitor loop-inductance, and power rail target impedance. A PCB's PDN performance only be truly accessed by comparing these model PI parameters versus TI's recommended values. 表 2 shows the recommended values to achieve when conducting a PDN test. These supplies are tests in the included results. For more detailed content, refer to *DRA71x Infotainment Applications Processor data sheet* [2].

表 **2. Processor Recommended PDN and Decoupling Characteristics**

PDN ANALYSIS	STATUS	DYNAMIC			NUMBER OF RECOMMENDED DECOUPLING CAPACITORS							
SUPPLY	MAXIMUM R_{eff} (mΩ)	DECOUPLING CAPACITORS MAXIMUM LL (nH)	MAXIMUM IMPEDANCE (mΩ)	FREQUENCY RANGE OF INTEREST (MHz)	100 nF	220 nF	470 nF	1 µF	2.2 µF	4.7 µF	10 µF	22 µF
vdd_dsp	22	2.5	54	≤20	6	1	1	1	1	1	—	1
vdd	18	2	57	≤20	6	1	1	1	1	—	1	—
vdds_ddr1	33	2.5	200	≤100	8	3	—	2	—	2	—	1

2.4.5 High-Speed Differential (HSD), DDR3L Routing

Differential pairs must be etched properly in order to have matching length and coupling. With high-speed interfaces, such as DDR memory, USB3.0, and HDMI, proper etching is crucial especially because a six-layer design has less layers, which leaves less space for all components to be etched on the PCB. When designing the PCB the differential pairs must be laid out first in order to have all the matching lengths and isolation before populating with other etches. 图 4 shows some of the etching of differential signals on the reference design.

图 **4. High-Speed Signaling Breakout Overview(Top)**

3　Hardware, Software, Testing Requirements, and Test Results

3.1　Required Hardware and Software

3.1.1　Hardware

A variable power supply or 12-V power adaptor must be used to power the reference design. A 2.1-mm male barrel connector is required to connect to the female barrel connector on the design(J22). J4 is an additional way to power the design using a four-position terminal block header. Do not power the design by using both connectors at the same time, orthe board can become damaged. Ensure that the proper connectorsare used.

3.1.2　Software

This reference board will be supported as standard platform in Processor SDK in the future. Until then, use the following instructions to download and build software to boot Android on LCARD board.

3.1.2.1　Downloading and Building Software

The software for LCARD is based on Processor SDK— Automotive Android 6AM.1.3 release.

On top of 6AM.1.3 release, major changes are in Linux Kernel and boot loader for LCARD platform. Instructions for downloading and building modified Kernel and u-boot for LCARD is captured as follows. For all other instructions on setting up the build machine, tool chain, and so forth, refer to the Automotive Android 6AM.1.3 release note.

3.1.2.2　U-Boot

Download instructions:
```
git clone git://git.ti.com/android-sdk/u-boot.git
cd u-boot
git checkout 6AM.1.3-lcard-revb
```

Build instructions:

Compared to 6AM.1.3 release, the major difference in build instruction is the defconfig.
```
cd u-boot
make clean
make dra7xx_evm_nodt_config
make
```

3.1.2.3　Kernel

Download instructions:
```
git clone git://git.ti.com/android-sdk/kernel-omap.git
cd omap
git checkout 6AM.1.3-lcard-revb
```

Build instructions:

Compared to 6AM.1.3 release, the major difference is the dtb file for LCARD. The dtb file for LCARD is : 'dra71-lcard-lcd-auo-g101evn01.0.dtb'
```
./ti_config_fragments/defconfig_builder.sh -t ti_sdk_dra7x_android_release
make ti_sdk_dra7x_android_release_defconfig
make uImage LOADADDR=0x80008000
make dtbs
```

3.1.2.4   Android™ File System

Aside from one change for audio, there are no other changes required in Android user space for supporting LCARD. Use the instructions from 6AM.1.3 release notes for downloading and building the Android file system. Apply the patch before building: http://review.omapzoom.org/38324.

3.1.3   Flashing Software

Flashing takes place in two stages on a fresh board. The SD card is not enabled in software yet. USB peripheral boot and dfu tools are used to boot the board and put it in flashing mode.The Android images are flashed to eMMC using fastboot.

USB peripheral boot steps are required only one time on a new board. Once the bootloaders flashed in eMMC, the board can be switched to eMMC mode.

When dipswitch settings are mentioned in this software section. Refer to Table 3 in *DRA71x Cost Effective Automotive Reference Design User Guide* [1] for dipswitch placement.

3.1.4   First Time Flashing Instruction

- Build a version of SPL with DFU support enabled and usbboot tool using instructions from *USB Peripheral Boot* .

- Change the dipswitch on board for USB boot mode. Connect a USB male A to male A cable from Linux PC and USB SS port on LCARD board (port next to HDMI connector).

- On Linux PC execute the following command and power on the board.

```
sudo ./usbboot-stand-alone -s ./u-boot-spl.bin
```

- At this point the DRA7xx communicates with the host machine, and u-boot-spl transfers into DRA7xx internal memory and is ready for DFU usage.

```
reading ASIC ID
CHIP: 5641
rom minor version: 01
IDEN: 00000000000000000000000000000000000000
MPKH: 0000000000000000000000000000000000000000000000000000000000000000
CRC0: af96e165
CRC1: 00000000
device is GP
sending 2ndstage to target...
```

- Execute the following commands from Linux PC to transfer u-boot through dfu-util.

```
sudo dfu-util -l
sudo dfu-util -c 1 -i 0 -a 0 -D ./u-boot.img -R
```

- On LCARD console, interrupt the boot, and stop at u-boot console. Put the board in fastboot mode, and flash MLO and u-boot to eMMC.

```
=>
=> env default -f -a
=> setenv partitions $partitions_android
=> env save
=> fastboot 0
```

- Now flash the regular MLO and u-boot to eMMC from Linux PC(not the one built with dfu support).

```
sudo ./fastboot oem format
sudo ./fastboot flash xloader MLO
sudo ./fastboot flash bootloader u-boot.img
```

- After flashing the bootloaders to eMMC, change the dipswitch settings on board for eMMC boot. Now the board can be booted using eMMC. These steps are only required for a fresh board, which does not

have bootloaders flashed to eMMC.

3.1.5 Flashing Software

- Once the bootloaders are flashed to eMMC, change the dipswitch settings for eMMC boot, and power on the board for flashing Android binaries using fastboot.

- Interrupt the u-boot from booting and execute the following commands:

```
=> env default -f -a
 => setenv partitions $partitions_android
 => env save
```

- Power cycle the board and interrupt the u-boot from booting again and put the board in fastboot mode.

```
=> fastboot 0
```

- From the Linux PC, flash the Android binaries using the following commands:

```
sudo fastboot flash boot boot.img
sudo fastboot flash environment dra71-lcard-lcd-auo-g101evn01.0.dtb
sudo fastboot flash system system.img
sudo fastboot flash recovery recovery.img
sudo fastboot flash cache cache.img
sudo fastboot flash userdata userdata.img
```

3.2 Testing and Results

3.2.1 Test Setup

3.2.1.1 DDR3 Memory Testing

The following output shows the memory testing. The memory routing on the PCB must be followed closely to ensure that similar results can be achieved.

```
root@jacinto6evm:/ # memtester-4.3.0 1G 1
memtester version 4.3.0 (32-bit)
Copyright (C) 2001-2012 Charles Cazabon.
Licensed under the GNU General Public License version 2 (only).

pagesize is 4096
pagesizemask is 0xfffff000
want 1024MB (1073741824 bytes)
got  1024MB (1073741824 bytes), trying mlock ...locked.
Loop 1/1:
  Stuck Address       : ok
  Random Value        : ok
  Compare XOR         : ok
  Compare SUB         : ok
  Compare MUL         : ok
  Compare DIV         : ok
  Compare OR          : ok
  Compare AND         : ok
  Sequential Increment: ok
  Solid Bits          : ok
  Block Sequential    : ok
  Checkerboard        : ok
  Bit Spread          : ok
  Bit Flip            : ok
  Walking Ones        : ok
  Walking Zeroes      : ok
  8-bit Writes        : ok
  16-bit Writes       : ok

Done.
```

3.2.2   Test Results

3.2.2.1   *HDMI*

HDMI testing was performed and the device was configured for a clock frequency of 148.50 MHz yielding a resolution of 1920 p × 1080 p at 60 Hz. 表 3 shows the results of the HDMI testing.

表 3. HDMI Test Results at 148.50MHz

INDEX	TEST NAME	LANES	SPEC RANGE	MEAS VALUE	RESULT
1	7-9: Source clock jitter	CK	Clock jitter < 0.25*Tbit	0.075*Tbit	Pass
2	7-10: Source eye diagram	CK - D0	Data jitter < 0.3*Tbit	0.12*Tbit	Pass
3	7-10: Source eye diagram	CK - D1	Data jitter < 0.3*Tbit	0.1*Tbit	Pass
4	7-10: Source eye diagram	CK - D2	Data jitter < 0.3*Tbit	0.1*Tbit	Pass
5	7-6: Source inter-pair skew	D0 - D1	Skew < 0.2*TPixel	0.001*TPixel	Pass
6	7-6: Source inter-pair skew	D1 - D2	Skew < 0.2*TPixel	0.006*TPixel	Pass
7	7-6: Source inter-pair skew	D2 - D0	Skew < 0.2*TPixel	0.005*TPixel	Pass
8	7-4: Source rise time	CK	75.00 ps < TRISE	239.07 ps	Pass
9	7-4: Source rise time	D0	75.00 ps < TRISE	219.56 ps	Pass
10	7-4: Source rise time	D1	75.00 ps < TRISE	222.28 ps	Pass
11	7-4: Source rise time	D2	75.00 ps < TRISE	232.10 ps	Pass
12	7-4: Source fall time	CK	75.00 ps < TFALL	243.51 ps	Pass
13	7-4: Source fall time	D0	75.00 ps < TFALL	207.81 ps	Pass
14	7-4: Source fall time	D1	75.00 ps < TFALL	217.58 ps	Pass
15	7-4: Source fall time	D2	75.00 ps < TFALL	226.33 ps	Pass
16	7-8: Maximum duty cycle	CK	Maximum duty cycle < 60.0%	50.19%	Pass
17	7-8: Minimum duty cycle	CK	40.0% < Minimum duty cycle	49.3%	Pass

图 5. HDMI Eye Diagram Waveform

3.2.2.2   *USB3.0*

The USB3.0 interface is compliant using the recommended layout in the reference design.

4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDEP-0097.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDEP-0097.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDEP-0097.

4.4 Gerber Files

To download the Gerber files, see the design files at TIDEP-0097.

4.5 Assembly Drawings

To download the assembly drawings, see the design files at TIDEP-0097.

5 Software Files

To download the software files, see 节 3.1.2.

6 Related Documentation

1. Texas Instruments, *DRA71x Cost Effective Automotive Reference Design User Guide*
2. Texas Instruments, *DRA71x Infotainment Applications Processor Data Sheet*

6.1 商标

Jacinto is a trademark of Texas Instruments.
AirPlay is a registered trademark of Apple Inc..
Cortex is a registered trademark of Arm Limited.
Bluetooth is a registered trademark of Bluetooth SIG Inc..
Android is a trademark of Google LLC.
Rosenberger is a registered trademark of Rosenberger Hochfrequenztechnik GmbH and Co. KG..
Linux is a registered trademark of The Linux Foundation.
Wi-Fi is a registered trademark of Wi-Fi Alliance.
u-blox is a registered trademark of u-blox Holding AG.
All other trademarks are the property of their respective owners.

7 About the Author

ALEC SCHOTT is a Hardware Applications Engineer at Texas Instruments, where he works with in the Automotive Processors group supporting EVMs and Reference Designs for Infotainment and ADAS. Alec earned his Bachelor of Computer Engineering at Texas Tech University in Lubbock, TX.

附录 A　Power Up Sequencing

This appendix shows oscilloscope images of the initial power up sequence of the TPS65919 PMIC.

图 6. Reference Design Initial Front End Power Up Stage

图 7. TPS65919 Stages One to Three Power Up

图 8. TPS65919 Stages Four and Five Power Up

图 9. TPS65919 Stages Six to Eight Power Up

图 **10. TPS65919 Stages Seven to Ten Power Up**

图 **11. TPS65919 Stages Ten to Thirteen Power Up**

附录 **B**　　**Controlled Power Down Sequence**

图 **12. TPS65919 Stage One Power Down**

图 **13. TPS65919 Stage One Power Down (Continued)**

图 14. TPS65919 Stage Two and Three Power Down

图 15. TPS65919 Stage Two and Three Power Down (Continued)

图 **16. TPS65919 Stage Three and Four Power Down**

图 **17. TPS65919 All Four Stages Power Down**

附录 C Cost Effective In-Vehicle Infotainment Reference Board Power Integrity Analysis (PIA)

This appendix provides the effective resistance, loop inductance, and target impedance of the three main power rails to the SoC.

表 4. Cost Effective Reference Design PIA Summary

RAIL/DOMAIN PRIORITY	RAIL/DOMAIN NAME	EFFECTIVE RESISTANCE (R_{eff}) (mΩ) SMPS TO SoC	LOOP INDUCTANCE (LL) (nH) AT 50 MHz MIN AND MAX	TARGET IMPEDANCE (Tz) WITH OPTIMIZED Dcap SCHEME (mΩ) AT (MHz)
1	VDD_DSP_AVS	3.3	0.998 - 2.27	46
—	*VDD_DSP	22	< 2.5	< 54 at 20
2	VDD_CORE_AVS	6.1	0.463 - 1.36	25
—	*VDD	18	< 2	< 57 at 20
3	VDD_DDR_1V35	6.6	0.876 - 1.41	341
—	*VDDS_DDR1	33	< 2.5	< 200 at 100
4	VCAP_VDDRAM_xxx	—	3.58 - 5.78	—
—	*VCAP_VDDRAM_xxx	—	< 6	—

C.1 VDD_DSP_AVS

表 5. Effective Resistance of VDD_DSP_AVS

DERIVED FROM: Vdrop ANALYSIS						
NAME	Vin (V)	Vout (V)	Vdrop (V)	CURRENT (A)	Reff (Ω)	TARGET (mΩ)
VPO_S1_AVS	1.0000	0.9967	0.0033	1	0.0033	22.000

DERIVED FROM: DC ANALYSIS							
NET (FROM)	COMPONENT (FROM)	GROUP/PIN (FROM)	NET (TO)	COMPONENT (TO)	GROUP/PIN (TO)	Reff (Ω)	SEGMENT WEIGHT (%)
VDD_DSP_AVS	L18	Group4	VDD_DSP_AVS	U27	Group1	0.001842	51%
VDD_DSP_SW	L18	Group5	VDD_DSP_SW	U32	Group2	0.001773	49%
					TOTAL	0.003615	

图 **18. VDD_DSP_AVS IR Drop Analysis**

图 **19. Target Impedance: VDD_DSP_AVS**

表 6. Loop Inductance: VDD_DSP_AVS

POWER RAIL		VDD_DSP_AVS					
ITEM NUMBER	CAP REF DES	518391_sense0612a PCB RESULTS LL AT 50 MHz (nH)	FOOTPRINT TYPES	PCB SIDE	DISTANCE TO PWR BALL-FIELD (mils)	VALUE (µF)	SIZE
1	C357	1.605	2vWSE	Bottom—under BGA	81	0.47	0402
2	C361	0.998	2vWSE	Bottom—under BGA	58	0.47	0402
3	C362	1.3352	2vWSE	Bottom—under BGA	29	0.47	0402
4	C367	1.264	2vWSE	Bottom—under BGA	64	0.47	0402
5	C368	1.722	2vWSE	Bottom—under BGA	102	0.47	0402
6	C370	1.470	2vWSE	Bottom—under BGA	57	0.47	0402
7	C385	2.266	4vWSE	Bottom	518	1	0508
8	C393	2.062	4vWSE	Bottom	420	1	0508
9	C401	2.056	4vWSE	Bottom	381	1	0508
10	C402	1.924	4vWSE	Bottom	370	1	0508
11	C403	1.759	4vWSE	Bottom	389	1	0508
12	C536	1.947	Segmented	Bottom	432	10	1210
13	C537	1.968	Segmented	Bottom	385	10	1210
	MINIMUM	0.998					
	MAXIMUM	2.266					
	AVERAGE	1.721					

C.2   *VDD_CORE_AVS*

表 7. Effective Resistance: VDD_CORE_AVS

DERIVED FROM: Vdrop ANALYSIS						
NAME	Vin (V)	Vout (V)	Vdrop (V)	CURRENT (A)	Reff (Ω)	TARGET (mΩ)
VDD_CORE	1.0000	0.9939	0.0061	1	0.0061	18.000

DERIVED FROM: DC ANALYSIS							
NET (FROM)	COMPONENT (FROM)	GROUP/PIN (FROM)	NET (TO)	COMPONENT (TO)	GROUP/PIN (TO)	Reff (Ω)	SEGMENT WEIGHT (%)
VDD_CORE_AVS	L23	Group167	VDD_CORE_AVS	U27	Group131	0.003899	64%
VDD_CORE_SW	L23	Group168	VDD_CORE_SW	U32	Group73	0.002182	36%
					TOTAL	0.006081	

图 20. VDD_CORE_AVS IR Drop Analysis

表 8. **Loop Inductance: VDD_CORE_AVS**

	POWER RAIL	VDD_CORE_AVS					
ITEM NUMBER	CAP REF DES	518391_sense0612a PCB RESULTS LL AT 50 MHz (nH)	FOOTPRINT TYPES	PCB SIDE	DISTANCE TO PWR BALL-FIELD (mils)	VALUE (µF)	SIZE
1	C303	2.39	4vWSE	Bottom—under BGA	627	1	0508
2	C321	0.492	2vWSE	Bottom—under BGA	77	0.47	0402
3	C323	2.28	4vWSE	Bottom—under BGA	582	1	0508
4	C332	0.555	2vWSE	Bottom—under BGA	35	0.47	0402
5	C341	0.528	2vWSE	Bottom—under BGA	55	0.47	0402
6	C344	2.4	4vWSE	Bottom—under BGA	600	1	0508
7	C347	0.468	2vWSE	Bottom—under BGA	99	0.47	0402
8	C348	0.571	2vWSE	Bottom—under BGA	81	0.47	0402
9	C373	2.7	4vWSE	Bottom	626	1	0508
10	C551	3.13	4vWSE	Bottom	534	10	0805
	MINIMUM	0.468					
	MAXIMUM	3.130					
	AVERAGE	1.555					

图 **21. Target Impedance: VDD_CORE_AVS**

C.3   VDD_DDR_1V35

表 **9. Effective Resistance: VDD_DDR_1V35**

DERIVED FROM: Vdrop ANALYSIS						
NAME	**Vin (V)**	**Vout (V)**	**Vdrop (V)**	**CURRENT (A)**	**Reff (Ω)**	**TARGET (mΩ)**
VDD_S1_AVS	1.0000	0.9934	0.0066	1	0.0066	33.000

DERIVED FROM: DC ANALYSIS							
NET (FROM)	**COMPONENT (FROM)**	**GROUP/PIN (FROM)**	**NET (TO)**	**COMPONENT (TO)**	**GROUP/PIN (TO)**	**Reff (Ω)**	**SEGMENT WEIGHT (%)**
VDD_DDR_1V35	L22	Group4	VDD_DDR_1V35	U27	Group1	0.004403	65%
VDD_DDR_SW	L22	Group5	VDD_DDR_SW	U32	Group2	0.002365	35%
					TOTAL	0.006768	

图 22. VDD_DDR_1V35 IR Drop Analysis

表 10. Loop Inductance: VDD_DDR_1V35

|	POWER RAIL	VDD_DDR_1V35					
ITEM NUMBER	CAP REF DES	518391_sense0612a PCB RESULTS LL AT 50 MHz (nH)	FOOTPRINT TYPES	PCB SIDE	DISTANCE TO PWR BALL-FIELD (mils)	VALUE (µF)	SIZE
1	C289	2.148	4vWSE	Bottom	373	1	0508
2	C293	2.26	4vWSE	Bottom	329	0.47	0402
3	C294	2.43	4vWSE	Bottom	349	0.47	0402
4	C295	2.41	4vWSE	Bottom	381	0.47	0402
5	C297	2.247	4vWSE	Bottom	265	0.47	0402
6	C307	2.937	4vWSE	Bottom	612	10	0805
7	C311	2.51	4vWSE	Bottom	425	0.47	0402
8	C312	2.62	4vWSE	Bottom	488	0.47	0402
9	C315	2.168	2vWSE	Bottom—under BGA	33	0.47	0402
10	C319	1.53	2vWSE	Bottom—under BGA	118	0.47	0402
11	C325	1.18	2vWSE	Bottom—under BGA	88	0.47	0402
12	C351	2.96	4vWSE	Bottom	683	0.47	0402
13	C352	3.04	4vWSE	Bottom	746	0.47	0402
14	C354	2.89	4vWSE	Bottom	616	0.47	0402
	MINIMUM	1.180					
	MAXIMUM	3.040					
	AVERAGE	2.381					

图 **23. Target Impedance: VDD_DDR_1V35**

有关 TI 设计信息和资源的重要通知