

1 System Description

The USB Type-C™ specification allows the USB host to adjust the voltage on the USB cable to meet the instantaneous application demands. A common application for USB Type-C ports, especially in docking stations, is fast-charging batteries in smartphones and other portable devices. In fast-charging, the USB voltage is increased to deliver more power to the battery while maintaining the same current in the USB cable. This design uses the TPS62136 step-down converter, which operates from common 9-, 12-, and 15-V adaptors and outputs up to 4 A of current.

This reference design switches between the common 5- and 9-V output voltages with a single digital input pin of the TPS62136 step-down converter. This voltage is fully adjustable from 0.8 V to 12 V to meet specific application requirements, which result from voltage drops across cables, USB protection switches, connectors, PCB traces, and so on. The system MCU drives the VSEL (voltage select) pin of the TPS62136 device to change the output voltage between the two levels.

This design uses simple circuitry to intentionally slow down the output voltage slew rate to meet the USB Type-C specification of slower than 30 mV/μsec. This output voltage margining is smooth and controlled.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input voltage range (V_{IN})	9 V to 17 V
Output voltage (VSEL = Low)	5 V
Output voltage (VSEL = High)	9 V
Output voltage range (adjustable by R1, R2, R3, and Radd)	0.8 V to 12 V
Output current	4 A
Output voltage slew rate	< 30 mV/μsec

2 System Overview

2.1 Block Diagram




图 1. TIDA-01567 Block Diagram

2.2 Schematic Reference

图 2 shows a schematic of the TIDA-01567 reference design.




图 2. TIDA-01567 Schematic

2.3 Design Considerations

2.3.1 Output Voltage Slew Rate Control

The TPS62136 regulates the voltage at its feedback (FB) pin to 0.7 V. Typically, two resistors (R1 and R2) set the output voltage based on their gain from the FB pin to the output voltage. For a voltage-margining power supply, a third resistor (R3) connects the FB pin to GND through the FB2 pin of the integrated circuit (IC). FB2 is an output pin and is either floating or connected to GND based on the state of the VSEL input pin.

Changing VSEL immediately changes the state of FB2, which immediately changes the operating point of the TPS62136 device. Due to the very-fast transient response of the TPS62136, the output voltage quickly moves to the new operating point. This output voltage slew rate is way faster than what the USB Type-C specification allows; therefore, implement an RC filter, Radd and Cadd, to slow down this output voltage transition.

Choose empirical values for Radd and Cadd to sufficiently slow down the output voltage slew rate. As a starting point, choose Radd and Cadd values whose product (time constant) is in the range of the desired slew time. After choosing values and verifying that the slew rate is slow enough, be sure to measure the final circuit for sufficient control-loop stability and transient response. Set the lower output voltage level as described in the device data sheet and as calculated in [公式 1](#), by the choice of R1 and R2. Also set the higher output voltage level as described in the device data sheet and as calculated in [公式 2](#), by the choice of R1, R2, and R3. The same equations can be used, if the sum of R3 and Radd in the design is used in place of R3 in the data sheet equation.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (1)$$

$$R3 = \frac{V_{O1} \times R1 \times R2^2}{(V_{O2} - V_{O1}) \times (R1 \times R2 + R2^2)} \text{ for } V_{O2} > V_{O1} \quad (2)$$

Operate the TPS62136 device in forced pulse-width modulation (PWM) mode to control the output voltage slew rate from the higher voltage back down to the lower voltage. In forced PWM mode, the TPS62136 actively sinks the output voltage by moving energy from the output to the input to bring the output voltage back down. Alternatively, if using power save mode, the TPS62136 device does not sink the output voltage. Instead, the output voltage remains at the higher voltage, even after being configured to return to the lower voltage, and only decreases due to outside effects such as the external load and leakage currents.

2.3.2 Soft-Start Time

The selection of capacitor C3 controls the soft-start time. Choosing a larger C3 value increases the soft-start time to be much longer than the time constant formed by R3 and Cadd. Because Cadd must be charged to the 0.7-V FB pin voltage during start-up, the output voltage may overshoot its 5-V target if the soft-start time is not sufficiently long.

2.4 Highlighted Products

2.4.1 TPS62136

The TPS62136 is an efficient, small, and easy-to-use synchronous step-down converter that converts input voltages up to 17 V down to output voltages from 0.8 to 12 V at up to 4 A of current. Its VSEL pin allows easy adjustment of the output voltage by a single digital input, which typically comes from the system MCU. Hiccup overcurrent protection and output discharge enable safe system integration.

3 Hardware and Test Results

3.1 Hardware

The TIDA-01567 design is built on the TPS62136EVM-698 with the minimal changes as indicated in the TIDA-01567 [Schematics](#) and [Bill of Materials](#). On the TPS62136EVM-698 device, change the inductor, output capacitors, FB resistors, soft-start capacitor, and add Radd and Cadd. Then, set the shunt on JP1 to enable the device, the shunt on JP2 to operate in PWM mode, and remove the shunt on JP3. Drive JP3 with a function generator to achieve voltage margining.

3.2 Test Results

3.2.1 Voltage Margining Slew Rate

图 3 和 图 4 显示电压裕量调节的 slew rate 在空载和满载时，分别。每个都符合 USB Type-C 规范。




图 3. Voltage Margining Slew Rate (Load = 0 A)




图 4. Voltage Margining Slew Rate (Load = 4 A)

3.2.2 Efficiency

图 5 和 图 6 显示在不同输入电压下的效率。




图 5. Efficiency (V_{OUT} = 5 V)




图 6. Efficiency (V_{OUT} = 9 V)

3.2.3 Load Transient Response

图 7 和 图 8 显示负载瞬态响应。输出电压中缺乏振铃现象，表明稳定性充足。




图 7. Load Transient Response
($V_{OUT} = 5\text{ V}$, 1-A to 3-A Load Step)




图 8. Load Transient Response
($V_{OUT} = 9\text{ V}$, 1-A to 3-A Load Step)

3.2.4 Output and Input Voltage Ripple

图 9 通过 图 12 显示输出和输入电压纹波。




图 9. Output and Input Voltage Ripple
($V_{OUT} = 5\text{ V}$, Load = 4 A)




图 10. Output and Input Voltage Ripple
($V_{OUT} = 5\text{ V}$, Load = 0 A)




图 11. Output and Input Voltage Ripple ($V_{OUT} = 9\text{ V}$, Load = 4 A)




图 12. Output and Input Voltage Ripple ($V_{OUT} = 9\text{ V}$, Load = 0 A)

3.2.5 Start-Up and Shutdown

图 13 和 图 14 显示启动和关闭行为。




图 13. Start-Up and Shutdown ($V_{OUT} = 5\text{ V}$, Load = 4 A)




图 14. Start-Up and Shutdown ($V_{OUT} = 5\text{ V}$, Load = 0 A)

3.2.6 Bode Plots

图 15 和 图 16 显示两个输出电压的波特图（环路响应）。相位裕量远高于 30° ，这表示稳定性。




图 15. Bode Plot ($V_{OUT} = 5\text{ V}$, Load = 4 A), Bandwidth = 224 kHz, Phase Margin = 58°




图 16. Bode Plot ($V_{OUT} = 9\text{ V}$, Load = 4 A), Bandwidth = 254 kHz, Phase Margin = 54°

3.2.7 Thermal Performance

图 17 shows the thermal performance at full load.




图 17. Thermal Performance ($V_{OUT} = 5\text{ V}$, Load = 4 A)

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01567](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01567](#).

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01567](#).

4.4 Gerber Files

To download the Gerber files, see the design files at [TIDA-01567](#).

4.5 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01567](#).

5 Related Documentation

1. Texas Instruments, [TPS62136, TPS621361 1-MHz High Accuracy 3-V to 17-V 4-A Step-Down Converters with DCS-Control™](#)

5.1 商标

USB Type-C is a trademark of USB Implementers Forum, Inc.
All other trademarks are the property of their respective owners.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。您就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司