

TI Designs: TIDA-01024

适用于雷达和 5G 无线测试仪的高通道数 JESD204B 菊链时钟参考设计



说明

高速多通道应用需要低噪声、可扩展且可进行精确通道间偏差调节的时钟解决方案，以实现最佳系统信噪比 (SNR)、无杂散动态范围 (SFDR) 和有效位数 (ENOB)。此参考设计支持在菊链配置中增加 JESD204B 同步时钟。此设计可提供多通道 JESD204B 时钟，采用 TI LMK04828 时钟抖动清除器和带有集成式 VCO 的 LMX2594 宽带锁相环 (PLL)，能够实现低于 10ps 的时钟间偏差。此设计经过 TI ADC12DJ3200 EVM 在 3GSPS 环境中检测，具有改善的 SNR 性能，通道间偏差低于 50ps。本文对所有重要设计理论都进行了阐释说明，可指导用户完成器件选择流程和设计优化。

资源

TIDA-01024	设计文件夹
ADC12DJ3200EVM	工具文件夹
ADC12DJ3200	产品文件夹
LMX2594	产品文件夹
LMK04828	产品文件夹
TSW14J56EVM	工具文件夹

特性



- 高频 (GSPS) 采样时钟生成
- 符合 JESD204B 标准的可扩展时钟解决方案
- 适用于射频采样 ADC 和 DAC 的低相位噪声时钟
- 可配置相位同步，可在多通道系统中实现低偏斜
- 支持 TI 的高速转换器和采集卡 (ADC12DJ3200EVM、TSW14J56 和 TSW14J57)

应用

- [无线通信测试仪](#)
- [相控阵雷达](#)



咨询我们的 E2E™ 专家





该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

Clocking solutions for high-speed GPS direct RF sampling signal chains are critical to achieve a high signal-to-noise ratio (SNR), low channel-to-channel skew, and to scale up the synchronized clocks for several end equipments. The tool folder for the TIDA-01021 shows the multichannel phase-synchronized JESD204B clock generation: [The Multichannel JESD204B 15-GHz Clocking Reference Design for DSO, Radar, and 5G Wireless Testers](#). This reference design is an enhancement of the TIDA-01021 reference design to scale up the synchronized clocks in a daisy-chain configuration (multiboard synchronization) that can be used in applications such as a 5G wireless tester, phased array radars, and so forth.

Various topologies are available for synchronizing the multiple devices or boards, such as the tree topology and daisy chain topology. This design uses a daisy-chain topology to synchronize the multiple clocking boards. In this configuration, first the clocking board receives a high-frequency reference signal from an external clock source and generates the synchronized high-frequency clocks; it then distributes the same reference signal to the next clocking board, along with the sync signals, to synchronize the two clocking boards.

In this solution, clocking boards LMK04828 are in distribution mode; thus, they do not add PLL noise. LMX2594 frequency synthesizers receive a reference signal through the LMK04828s and generate high-performance phase-synchronized device clocks (sampling clocks) and SYSREF for multichannel high-speed signal chains. The clocking board LMK04828s also generates the field-programmable gate array (FPGA) device clocks and SYSREFs to each channel.

Wireless tester equipment uses multichannel receivers for testing cellular and multiple-input and multiple-output (MIMO) devices. Wireless testers require multiple synchronized analog channels, high dynamic range, and wideband receivers to test 3G and later wireless standards-compliant equipment. The ADC12DJ3200 is well suited for the multichannel receiver requirements of the wireless testers. The clocking solution that this reference design describes supplements a high-performance signal chain solution based on multiple ADC12DJ3200 analog-to-digital converters (ADCs) to achieve a low time skew between channels that provide both high dynamic range and a wide receiver bandwidth.

Phased array radar applications require multiple synchronized channels, high dynamic range, wide receiver bandwidth, and low latency. The signal chain solution based on the LMX2594, ADC12DJ3200, and LMK04828 devices can achieve optimum performance and high channel counts for phased array-radar applications.

1.1 Key System Specifications

The objective of this design is to demonstrate a scaling up the high-speed clocking solution for multichannel signal chains. This design focuses on measuring the configurable phase delay to align board-to-board multichannel clocks, the SNR at ADC12DJ3200 multiple signal chains, and the time skew between them. The TSW14J56 EVM performs the data capture, which is interfaced with the ADC12DJ3200EVM using an FMC adapter card. [表 1](#) lists the key system level specifications for the signal chain from the clocking solution perspective.

表 1. Key Specifications

PARAMETER	SPECIFICATIONS	CONDITIONS
SNR (dBFS) (dual-channel mode)	55.2	997-MHz ADC input signal
	52.7	2482-MHz ADC input signal
Board-to-board clock time skew	< 10 ps	3-GHz clock output
Analog channel-to-channel time skew	< 50 ps	997-MHz ADC input signal
		2482-MHz ADC input signal

2 System Overview

2.1 Block Diagram

图 1 shows the block diagram of the proposed, scalable, multichannel phase-synchronized clock solution. Each clocking board has two, high-speed synchronized JESD204B clocks. These boards synchronize to each other using the daisy-chain configuration, where the first clocking board synchronizes to the next clocking board by providing the same reference input signals and sync signals, then having the chain follow the same process. The clocking board uses length-matched cables to provide the reference and sync signals.




图 1. Daisy-Chain Configuration for Synchronizing Multiple Clocking Boards

2.2 Highlighted Products

2.2.1 LMX2594

The LMX2594 is a high-performance, wideband RF PLL with integrated VCO that supports a frequency range from 10 MHz to 15 GHz without using an internal doubler. The device supports both fractional-N and integer-N modes with a 32-bit fractional divider allowing fine frequency selection. The high-performance PLL with a figure of merit of -236 dBc/Hz and high-phase detector frequency can attain very-low in-band noise and integrated jitter. The integrated noise of 45 fs for a 7.5-GHz output makes the device an ideal low-noise source. The device accepts input reference frequency up to 1.4 GHz, which, when combined with frequency dividers and a programmable low-noise multiplier, allows flexible frequency planning. The high-speed N-divider has no pre-divider, thus significantly reduces the amplitude and number of spurs. The additional programmable low-noise multiplier allows users to mitigate the impact of integer boundary spurs. In fractional-N mode, the device can adjust the output phase by a 32-bit resolution. For applications that require fast frequency changes, the device supports a fast calibration option, which takes less than 20 μ s. The LMX2594 adds support for generating or repeating SYSREF (compliant to JESD204B standard), which makes this device an ideal low-noise clock source for high-speed data converters. This configuration provides fine delay adjustment (9-ps resolution) to account for delay differences of board traces. This device uses a single 3.3-V supply and has integrated low-dropout linear regulators (LDOs) that eliminate the need for onboard low-noise LDOs.

2.2.2 ADC12DJ3200

The ADC12DJ3200 is an RF-sampling GSPS ADC with a -3 -dB input bandwidth up to 8 GHz. The 12-bit ADC12DJ3200 can sample up to 3200 MSPS in dual-channel mode and up to 6400 MSPS in single-channel mode. The ADC12DJ3200 can sample signals in the 1st, 2nd, and higher Nyquist zones. The ADC12DJ3200 uses a high-speed JESD204B output interface with up to 16 serialized lanes and supports subclass-1 for deterministic latency and multi-device synchronization. The serial output lanes support up to 12.8 Gbps and can be configured to trade off bit rate versus the number of lanes. In dual-channel mode, optional digital down converters can tune and decimate a band from RF to a complex baseband signal to reduce the interface data rate in bandwidth-limited applications.

2.2.3 LMK04828

The LMK04828 is a dual-PLL jitter cleaner and clock generator for JESD204B systems. LMK04828 has 14 clock outputs from PLL2 that the user can configure to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. The LMK04828 supports two ranges of VCOs: 2370 MHz to 2630 MHz and 2920 MHz to 3080 MHz. The LMK04828 also supports a distribution mode where the device accepts the high-frequency reference signal and distributes the signal to all 14 clock outputs without adding a PLL noise.

2.3 System Design Theory


Increasing the channel count in JESD204B clock generation is based on synchronization of board-to-board clocks, with a provision for phase alignment trimming and high-performance clock generation using the external clock source. This section describes the design details of the multiboard synchronization approach to achieve synchronized high-frequency JESD204B-complaint clocks.

2.3.1 Board-to-Board Clock Synchronization

To demonstrate the board-to-board synchronization, multiple boards are connected in a daisy-chain configuration, which requires the first clock source to provide the reference and sync signals to the next clocking device and chain to go further. A clock distribution device (LMK04828) can work in PLL mode or in distribution mode.

PLL mode requires a low-frequency reference signal and uses the internal VCO of the device to generate the clock signals. In PLL mode, the device adds the PLL noise, which can affect the overall performance of the generated clock signals. In distribution mode, the first device receives a high-frequency reference signal from the external clock source and distributes it to the next devices. This mode requires the least number of devices to obtain synchronized multiple clock boards; however, it increases the noise floor at each level of the daisy chain.

图 2 shows the daisy-chain configuration of multiple LMK04828 devices. In this design, the first clocking board receives the high-frequency external clock at the CLKin1 port of the LMK04828 and is configured in distribution mode. The next clocking board LMK04828 is synchronized with the previous LMK04828 using the reference signal at CLKin1 and the sync signal at CLKin0. Initially, the clocking board-1 LMK04828 device synchronizes its own internal dividers after receiving the external reference signal, so it has all-in phase DCLK and SDCLK. Then, the clocking board-2 LMK04828 device receives the bypass-delayed reference signal at CLKin1 from the previous board to synchronize the reference signals at both boards, after which it synchronizes the LMK04828 dividers using the SYNC signals at CLKin0. The end result is both clocking boards with synchronized LMK04828 outputs.



Copyright © 2017, Texas Instruments Incorporated

图 2. Daisy-Chain Configuration of Multiple LMK04828 Devices

In this design, the clocking board-1 LMK04828 receives a 1.2-GHz reference signal from an external source and bypasses the delayed 1.2-GHz DCLK to the next clocking board, divided the 37.5-MHz DCLKs to onboard LMX2594s, 300-MHz DCLK to FPGA, and 37.5-MHz SYSREF/SYNC signals after divider synchronization. The LMK04828 DCLKout12 output signal is fed to the next clocking board LMK04828 at CLKin1 and then sends the DC-coupled delayed-sync pulses through SDCLKout13 to synchronize the dividers and in-phase clocks with its own clocks. Then, the next board LMK04828 can generate the synchronized reference, SysRefReq, and SYNC signals to LMX2594 of the clocking boards and FPGA clocks to the capture cards. After synchronizing both boards, measure the clock skew; for which the results are available in 3.2 节.


The clocking boards LMK04828 must receive in-phase reference signals at the CLKIn1 port to synchronize both devices in a daisy-chain configuration. The length of the cables from the clocking board 1 to clocking board 2 must be in the range of eq – 1, as the DCLK of LMK04828 has an analog delay range from 0 ps to 575 ps after enabling the analog delay, which adds a nominal 500 ps in addition to the programmed value.

$$\text{Cable length delay : } \left(\left(\frac{N}{F_{REF}} \right) - 500 \right) \text{ to } \left(\left(\frac{N}{F_{REF}} \right) - 1075 \right) \quad (1)$$

where,

- F_{REF} is the reference signal frequency (1.2 GHz) and N is an integer.

On clocking board 2, the CLKIn0 path of the LMK04828 device must be modified for DC-coupled sync input signals. Remove the circled resistors R69 and R204 and replace capacitors C24 and C25 with 0201 0- Ω resistors, as 图 3 shows.




Copyright © 2017, Texas Instruments Incorporated

图 3. Clocking Board 2—LMK04828 CLKIn0 Path Modification for DC-Coupled SYNC Inputs

2.3.2 LMX2594 Synchronized Clocks Output

图 4 shows the block diagram of the multichannel clocking board. In this design, the LMK04828 operates in distribution mode, which receives the 1.2-GHz reference clocks at the CLKIn1 input and distributes 37.5 MHz at DCLKout1 and DCLKout2 as the reference input to both LMX2594 devices, 300 MHz as the FPGA clocks, and 37.5 MHz as the SYSREF output. To achieve phase synchronization, assign a common reference frequency input to the two LMX2594 synthesizers, the SYNC and SYSREFREQ signals from the LMK04828. To adjust slight mismatches in phase of the generated clocks, the LMX2594 provides a clock phase programming feature to program the clock phase using the MASH_SEED value. Each LMX2594 device may require tuning for the MASH_SEED and SYSREF delays to achieve in-phase generated clocks and the setup and hold time of the SYSREFs when interfaced with data converters. The operation and performance of both LMX2594s devices is equivalent to the device performance in the TIDA-01021 reference design; however, in this design, the devices receive the reference signal through DCLKout of the LMK04828 to maintain the synchronized reference signals in multiple boards.



Copyright © 2017, Texas Instruments Incorporated

图 4. Block Diagram of Multichannel Clocking Board

In this design, the reference input path of the LMX2594 on the clocking boards must be modified. Remove the 0-Ω resistors R103, R165, R137, and R168 and mount 0402 0-Ω resistors at R274, R275, R108, R110, R278, R279, R141, and R143.

An input reference frequency of 37.5 MHz is provided to the clocking board LMX2594 devices by the LMK04828. The phase detector frequency also changes to 37.5 MHz. 表 2 lists the new loop filter configuration.

表 2. LMX2594 Loop Filter Component

COMPONENTS	VALUES
C62, C95	1.5 nF
C60, C93	56 nF
C59, C92	Open
C58, C91	1.8 nF
R96, R129	120 Ω
R95, R128	0 Ω
R94, R127	270 Ω

2.3.3 ADC12DJ3200 EVM Configuration

The design is validated with two channels of the ADC12DJ3200 EVM in a setup that uses two sets of ADC12DJ3200 EVMs to measure the impact of the scalable, multichannel clocking solution. The ADC12DJ3200 can reach up to a 3.2-GHz clock frequency, but the TSW14J56 capture card is limited at a 12-Gsps data rate, which limits the clocking frequency of the ADC. For these reasons, the ADC clock frequency is set to 3 GHz. The ADC12DJ3200 operates in dual-channel mode (JMODE2) where the input for only one channel is provided and output from the corresponding ADC core is captured.

The clocking board LMK04828 is used in this design to provide the reference signals to the LMX2594, FPGA reference clock, a core clock, and SYSREF to the TSW14J56 capture card through the FMC+ adapter board. The reference and core clock frequency of the FPGA are 300 MHz and the SYSREF frequency is 37.5 MHz. The adapter board also provides the interface between the ADC EVM and the capture card because it connects the ADC lanes to the FPGA. Various input signals are provided at the ADC input for SNR measurement. [3.2 节](#) shows these results.

3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

3.1.1.1 Clocking Boards Setup

图 5 shows an image of the multichannel clocking board with the hardware configuration for each clocking board.




图 5. Multichannel Clocking Board Hardware

Power:

- Power supply connector J25: This connector is used to connect the power supply. Set the power supply to 5 V with a 2-A current limit.

Input reference signals:

- Option 1: The onboard VCXO Y1 is powered on using the jumper J8 and outputs a 100-MHz signal to the LMK04828 OSCin* pin input. While using Y1, disconnect the clock inputs from LMK61E2 (U2) and external reference by removing R36 and R38. At the same time, isolate the power supply to U2 by removing the jumper J16.
- Option 2: The onboard reference LMK61E2 (U2) is powered on using the jumper J16 and factory programmed to generate a 156-MHz LVDS output. U2 can be programmed to generate different clock frequencies using the I²C interface. While using U2, disconnect the clock inputs from Y1 and the external reference by removing C179, R37, and R39 then place R36 and R38. Isolate the power supply to Y1 by removing J8.
- Option 3: Connect the external reference to external OSCinP and OSCinN connectors. While connecting the external reference, disconnect the Y1 and U2 connection by removing C179, R45, and R46 and place R36 and R38. Disconnect the power supply of Y1 and U2 by removing jumpers J8 and J16.

- Option 4: One of the previous options are used when LMK04828 works in PLL mode. When LMK04828 is operating in distribution mode, connect the external reference to external connector J22. While operating in distribution mode, power down Y1 and Y2 by removing jumpers J8 and J16.

Input sync signal:

- Connect the external sync signal at external J21 and J32 connectors to reset the LMK04828 dividers.

Output signals:

- RFoutAP1, RFoutAM1, RFoutAP2, and RFoutAM2 connectors generate the DCLK and are connected to ADC EVMs to measure the SNR.
- RFoutBP1, RFoutBM1, RFoutBP2, and RFoutBM2 connectors generate the low-frequency SYSREF signals.
- Connectors J2 and J5 generate the FPGA CLKs and SYSREFs for two channels.

Programming interface:

- Connect the USB mini cable to the onboard USB connector U7 and test PC to program the clocking board devices using the High Speed Data Converter (HSDC) TID GUI.

3.1.1.2 FMC+ to FMC Adapter Board Setup

The FMC+ to FMC adapter board has connections to take FPGA clocks from the clocking or ADC12DJ3200 EVM. Follow the schematic in [4.1 节](#) to connect the FPGA clocks and SYSREFs from the clocking board.

3.1.1.3 ADC12DJ3200 EVM Setup

See [ADC12DJ3200 Evaluation Module User's Guide](#) for the ADC12DJ3200 EVM hardware setup procedure. The ADC12DJ3200 EVM has both internal and external options for clocking the ADC. Select the DEVCLK based on the placement of capacitors on the shared pads. Connect C49 and C50 for the external DEVCLK. Connect the external SYSREF for the ADC at connector J38 from the clocking board.

3.1.1.4 TSW14J56 Setup

See [TSW14J56 JESD204B High-Speed Data Capture and Pattern Generator Card User's Guide](#) for the TSW14J56 EVM hardware setup procedure.

3.1.2 Software Configuration

After connecting and modifying the boards, configure all the devices in multiple boards.

3.1.2.1 Board to Board Synchronization Programming Sequence

1. Download the [HSDC TID GUI](#) software from [TI.com](#) and install the program on two different test PCs to program the clocking board devices. [图 6](#) shows the HSDC TID GUI.
2. To synchronize the multiple board clocks:
 - Clocking board 1
 - Feed the external reference signal at J22 (CLKin1).
 - Load the `1024_BRD1_LMK04828_1200MREF_300MFCLK_37.5MSYSREF_Master.cfg` configuration file in HSDC TID GUI to program the LMK04828 device in distribution mode.
 - Load the `1024_BRD1_LMK04828_Divider_Sync.cfg` configuration file in HSDC TID GUI to synchronize the LMK04828 dividers.
 - Clocking board 2
 - Load the `1024_BRD2_LMK04828_1200MREF_300MFCLK_37.5MSYSREF_Slave.cfg` configuration file in HSDC TID GUI to program the LMK04828 device in distribution mode.
 - Clocking board 1

- Press the *Write Register* button for address 0x13E in LMK04828 to send sync pulses to the next clocking board LMK04828 device to reset the dividers, as 图 6 shows.




图 6. HSDC TID GUI

- Clocking board 2
 - Load the *1024_BRD2_LMK04828_SYNC_OFF_SYSREF_Conti.cfg* configuration file in HSDC TID GUI to “Disable SYNC on all Dividers” and place the LMK04828 SYSREF outputs in continuous mode.
- Clocking board 1
 - Load the *1024_BRD1_LMX2594_A_B_3GCLK_37.5MREF_37.5MPFD.cfg* configuration file in HSDC TID GUI to “Disable SYNC on all Dividers” of the LMK04828 and configure the LMX2594 devices.
- Clocking board 2
 - Load the *1024_BRD2_LMX2594_A_B_3GCLK_37.5MREF_37.5MPFD.cfg* configuration file in HSDC TID GUI to configure the LMX2594 devices.
- Clocking board 1 and 2
 - After configuring ADC EVMs, load the *LMX2594_A_B_SYSREF_OFF.cfg* configuration file in both HSDC TID GUI for SYSREF section OFF of the LMX2594 device.

3.1.2.2 ADC12DJ3200 EVM Programming

Download the [ADC12DJxx00 GUI](#) from [TI.com](#) to program the ADC12DJ3200 EVM. The ADC12DJ3200 and LMK04828 devices are configured for SNR measurement in the ADC12DJ3200 EVM, as shown in 图 7. The LMK04828 is programmed in distribution mode for the CLKIn0 drive to configure SYSREF directly. The ADC12DJ3200 EVM is put into JMODE2 mode to use in dual-channel mode at the full Nyquist zone of the device. The EVM is set up in external clock source selection mode with a sampling frequency of 3000 Mps. Load the configuration files in the low-level view page of the ADC12DJ3200 GUI.

The programming sequence for the ADC12DJ3200 EVM is as follows:

1. Load the configuration file *1024_ADC_EVM_LMK04828_SYSREF_Bypass.cfg* for LMK04828 and bypass the ADC SYSREF signal.
2. Load the ADC configuration file *1024_ADC12DJxx00_JMODE2_SRC_EN.cfg* for ADC programming

and SYSREF auto calibration.

3. Load the ADC configuration file `1024_ADC12DJxx00_JMODE2_SRC_clear.cfg` for ADC SYSREF auto calibration OFF.




图 7. ADC12DJ3200 EVM Programming


3.1.2.3 HSDC Pro Setup

The HSDC Pro software interfaces with the TSW14J56 EVM to capture and analyze the digital data from the ADC12DJ3200 regarding SNR measurements. See [TSW14J56 JESD204B High-Speed Data Capture and Pattern Generator Card User's Guide](#) for the HSDC Pro setup to capture and analyze the data.

3.2 Testing and Results

3.2.1 Test Setup

图 8 显示了用于多板时钟偏斜的测试设置，图 9 显示了用于 ADC SNR 和通道到通道偏斜测量的测试设置。在这两个图中，圈出的数字显示了时钟通道编号。



Copyright © 2017, Texas Instruments Incorporated

图 8. Test Setup for Multiboard Clock Skew Measurement




图 9. Test Setup for ADC12DJ3200 SNR and Channel-to-Channel Skew Measurement

3.2.2 Test Results

3.2.2.1 Board-to-Board Clock Phase Alignment

As explained in 节 2.3.1, scaling up the synchronized clocks is critical for high-channel-count systems. In this test, the clocks of the multiboard are synchronized at 3-GHz DEV_CLKs, which are generated by the LMX2594s devices. The minimum skew between the clocks reflects the minimum channel-to-channel skew in multichannel systems. 图 10 shows the clock skew between channel 1 and 4 (as shown in 图 8), which is less than 10 ps. The skew of the clocks among all channels is less than 10 ps, which the results do not show. As a result, the channel-to-channel skew in high-count multichannel systems is reduced.




图 10. Board-to-Board Clock Measured Skew

3.2.2.2 Multichannel Signal Performance and Skew Measurement

表 3 shows the measured SNR performance of the ADC12DJ3200 EVM-1 at various frequencies for -1-dBFS differential inputs and dual-channel mode (JMODE2). The ADC12DJ3200 EVM-2 channels also show the same performance as ADC12DJ3200 EVM-1. The measured SNR of the ADC12DJ3200 with the proposed TIDA-01024 clocking solution is improved as compared to the ADC12DJ3200 EVM onboard clocks.

表 3. Measured SNR

INPUT FREQUENCY (MHz)	ADC DATA SHEET SNR (dBFS)	MEASURED SNR ON ADC12DJ3200EVM WITH ONBOARD CLOCK (dBFS)	MEASURED SNR ON ADC12DJ3200EVM WITH TIDA-01024 CLOCKS (dBFS)
997	56.3	55.25	55.4
2482	55.2	52.71	53.38

图 11 和 图 12 显示在 3000-MHz 采样频率下的双通道模式中的频谱结果。




图 11. Spectrum at 997-MHz Input




图 12. Spectrum at 2482-MHz Input

表 4 shows the time skew between two ADC12DJ3200 EVM channels at different input frequencies. Evaluate this skew by calculating the phase difference between the signals captured from each ADC using MATLAB and the example program in 8 节. The clocks are fed to both ADC12DJ3200 from clock channel 1 and 4, as 图 9 shows, and the measured time skew is valid for any clock channel combination. The measurements taken at a 3-GHz sampling frequency and the measured time skew was less than 50 ps for each of the input frequencies.

表 4. Measured Channel-to-Channel Skew

INPUT FREQUENCY (MHz)	MEASURED TIME SKEW (ps)
997	5.8
2482	5.4

图 13 shows a plot of the output samples of the two ADCs for a 997-MHz input, which is in the first Nyquist zone for a 3000-MHz sampling clock. 图 14 shows a plot of the output samples for a 2482-MHz input, which is in the second Nyquist zone for a 3000-MHz sampling clock. The 2482-MHz input signal aliases to 518 MHz and a phase difference of 4.7° is measured, which translates to a channel-to-channel skew of 5.4 ps for the 2482-MHz input.




图 13. Sampled Signals at 997-MHz Input




图 14. Sampled Signals at 2482-MHz Input

3.2.2.3 Summary and Conclusion

The TIDA-01024 design is a high-channel-count, JESD204B-compliant, daisy-chain clocking reference design that can be used for radar and 5G wireless testers. This reference design demonstrates multichannel, high-performance (low phase noise), phase-synchronized clock generation in a daisy-chain configuration using the LMX2594 and LMK04828 devices with a high-frequency external clock source and clock-to-clock skew of less than 10 ps. This design also demonstrates the clocking impact on the ADC12DJ3200 EVM system performance after replacing the onboard clocks with TIDA-01024 output clocks. The system SNR improves by 0.2 dB to 0.5 dB using the ADC12DJ3200EVM with the proposed clocking solution and with a clock skew of less than 10 ps. The system shows deterministic latency behavior for every power ON cycle, with the analog input channel-to-channel skew at less than 50 ps.

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01024](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01024](#).

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01024](#).

4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01024](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01024](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01024](#).

5 Software Files

To download the software files, see the design files at [TIDA-01024](#).

6 Related Documentation

1. Texas Instruments, [Multichannel JESD204B 15-GHz Clocking Reference Design for DSO, Radar, and 5G Wireless Testers](#)
2. Texas Instruments, [ADC12DJ3200 Evaluation Module User's Guide](#)
3. Texas Instruments, [TSW14J56 JESD204B High-Speed Data Capture and Pattern Generator Card User's Guide](#)

6.1 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

7 About the Author

AJEET PAL is a systems engineer at Texas Instruments, where he is responsible for developing reference design solutions for the Test and Measurement sector. Ajeet has six years of experience in RF and wireless subsystem design for cellular and wireless systems. Ajeet earned his Bachelor of Engineering in electronics and communication engineering from the Institute of Technology & Management (ITM) University at Gwalior, and his Masters of Technology in RF and microwave engineering from the Indian Institute of Technology (IIT) in Kharagpur, India.

SANKAR SADASIVAM is a system architect at Texas Instruments, where he is responsible for architecting and developing reference design solutions for the industrial systems with a focus on Test and Measurement for the Industrial Systems Engineering team. Sankar brings his extensive experience in analog, RF, wireless, signal processing, high-speed digital, and power electronics to this role. Sankar earned his Master of Science (MS) in electrical engineering from the Indian Institute of Technology, Madras.

8 Appendix A

Example Matlab Program for Analyzing Skew

```

%-----%
% Import Data                                %
%-----%

data1 = xlsread('read_csv1.csv',1,'A1:A65536');
data2 = xlsread('read_csv2.csv',1,'A1:A65536');

Fs = 3000e6;
Fin = 997e6;
N = length(data1);
num_bits = 15;

samples_board_1 = data1;

% remove offset for board 1
samples_board_1 = double(samples_board_1);
samples_board_1 = samples_board_1 - mean(samples_board_1);
mean(samples_board_1)

samples_board_2 = data2;

% remove offset for board 2
samples_board_2 = double(samples_board_2);
samples_board_2 = samples_board_2 - mean(samples_board_2);
mean(samples_board_2)

%-----%
% Analyze Skew                                %
%-----%

% Plot time domain data for each board.
figure(1);
plot(1:length(samples_board_2),samples_board_2,...
1:length(samples_board_1),samples_board_1);
title('Time Domain Plot');

% Get FFT of for each board.
window = blackman(N);
X=fftshift(fft(window.*samples_board_2));
Y=fftshift(fft(window.*samples_board_1));
X = X(N/2:end);
Y = Y(N/2:end);
A = 2^(num_bits-1);

figure(3);
plot((0:N/2)*(Fs/N), 20*log10(abs(X*2/N/A)));
title('FFT Plot of Board 2');

figure(2);
plot((0:N/2)*(Fs/N), 20*log10(abs(Y*2/N/A)));
title('FFT Plot of Board 1');

% Find the bin with the largest amplitude. This is the sine wave.

```

```

[mag_x index_x] = max(abs(X));
[mag_y index_y] = max(abs(Y));

% Get the phase of each signal at the appropriate bin.
phase_x = angle(X(index_x));
phase_y = angle(Y(index_y));

% Calculate the phase difference and time skew.
phase_diff = phase_y - phase_x;
phase_diff_deg = phase_diff / pi * 180;

Fin = 0.5*Fs*((index_x-1)/(length(X)-1));

skew_ps = phase_diff / (2*pi*Fin) / 1e-12;

if(skew_ps >= 0)
    fprintf('Board2 lags Board1 by %f degrees or %f ps for Fin = %f MHz',...
        phase_diff_deg, skew_ps, Fin*1e-6);
else
    fprintf('Board1 lags Board2 by %f degrees or %f ps for Fin = %f MHz',...
        -phase_diff_deg, -skew_ps, Fin*1e-6);
end

```

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司