

# TI Designs: TIDA-01621

## 适用于伺服驱动器和机器人的智能制动闸控制和诊断参考设计




### 说明

此参考设计采用了适用于变速驱动的智能制动闸控制功能。制动闸会在停止向制动线圈供电、切断电源或在发生其它断电情况后锁闭，而制动闸会在制动线圈通电后松开，使电机轴旋转。此过程是通过启用/禁用为制动线圈供电的智能电子负载开关和电磁阀电流控制器来实现的。此参考设计还为电源输入以及制动线圈输出处提供可靠保护，从而提高系统的可靠性。TIDA-01621 利用 C2000™ LaunchPad™ 开发套件来生成制动控制信号并执行诊断功能。

### 资源

TIDA-01621	设计文件夹
TPS2660	产品文件夹
DRV110	产品文件夹
ISO7142CC	产品文件夹
TPS7B69-Q1	产品文件夹
LMR23610	产品文件夹
TVS3300	产品文件夹



 咨询我们的 E2E™ 专家

### 特性

- 根据 IEC / EN 61800-5-2, 紧凑型智能制动闸控制器解决方案使用集成式芯片实现制动控制功能
- 可以对额定电压为 24V、最大电流为 2A 的制动闸进行控制
- 双开关控制可为开路制动线圈电路提供冗余
- 制动闸电路和微控制器之间的电隔离高达 2500VRMS
- 基于硬件且具有脉宽调制 (PWM) 的电流控制环路有助于持续保持制动电流，而不受输入电压变化的影响
- 提供保护以避免出现过压、欠压、反极性和过流的情况
- 通过状态和故障信号持续监控系统运行情况，以实现故障诊断功能

### 应用

- 伺服驱动器
- 机器人
- 计算机数控 (CNC)
- 制动闸控制器



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

## 1 System Description

Variable-speed drives are used in a wide range of applications, including elevators, robotics, and CNC machines used in automated production. However, there are dangers in automated production, particularly from gravitational forces, in the case of gravity-loaded (vertical) axes, during power failures. This danger is because suspended loads represent substantial risk potential in machines and systems – in particular if people are standing under them. If inadvertent lowering or drops occur, the load must be brought to a standstill within the shortest possible time, to protect people and material against damage.

The recent development of drives with built-in safety-related features eliminates conventional methods of using standstill and speed monitors, limit switches, position cameras, contactors, and so on, which highly improves the reliability of the system. Recently, many drives started incorporating the safe brake control (SBC) function, as defined in EN 61800-5-2: 2007 functional safety for speed variable drives (see [图 1](#)). The SBC function provides a safe output signal to control an external brake, thereby preventing suspended loads from falling. In the horizontal axis of CNC machines, the SBC prevents movement of work due to external force. The brakes used must be safety brakes in which a quiescent current operates against a spring. If the current flow is interrupted, the brake engages and holds the motor shaft.




图 1. Implementation of Smart-Brake Control in Servo Drives

The holding-brake control module frequently includes a power-reduction feature for when the brake is released, to reduce energy consumption or brake-coil heating. This reference design demonstrates implementing a smart-holding brake controller for holding brakes rated up to 2 A of current.

This design uses the TPS26600PWPR, which is an e-fuse on the high-side power line, and the DRV110APWR, which is a current controller for solenoids on the low-side power line. Dual-switch control on both the high side and low side is implemented to provide redundancy in interrupting the current into the brake coil, to ensure highly-reliable brake operation. The brake-control signals are isolated from the controller through the digital isolator, ISO7142. The TPS26600 enables the design to detect and protect against overload and short-circuit conditions at the brake output, enhancing the safety of the system. Output voltage from the brake coil is reduced through the PWM on the low-side switch, reducing power consumption while the brake is energized. The load switch eliminates the discrete elements, which improves system reliability. 图 1 shows the implementation of the smart-brake control in servo drives.

## 1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATION
Nominal input voltage	24 V ( $\pm 20\%$ )
Output voltage without voltage reduction	Input – 1 V (nominal)
Output voltage with voltage reduction	10 V to $(V_{in} - 1)$ V
Brake current	2 A
Switching frequency	20 KHz
Hardware redundancy	1
Protection features	Reverse-polarity, overload, and short-circuit protection
Undervoltage rating	17 V
Overvoltage rating	30 V
Release time	< 100 ms
Applying time	< 200 ms
Time to voltage reduction	Programmable through external capacitor
Isolation	2500 VRMS for 1 minute per UL and 4242-VPK per VDE.

## 2 System Overview

### 2.1 Block Diagram

图 2 shows the system-level block diagram for this reference design.




图 2. Block Diagram of TIDA-01621

This design provides a reference solution for implementing a smart-current regulated, holding-brake controller in servo drives. This reference design provides a safe output signal to control the external brake. Holding brakes specified for 24 VDC, with a current rating of up to 2 A, can be controlled. The main parts of the design include the ISO7142 digital isolator, the high-side e-fuse TPS26600, and the low-side current controller DRV110. The brake coil is connected between the output of the TPS26600 (high-side switch) and DRV110 (low-side switch). The switches are enabled and disabled by the digital signal generated by the MCU through the digital isolator. The board is powered with two, external, 24-V power supplies – one each for the primary and secondary sides. The MCU and VCC1 of the digital isolator, which comes on the primary side, are powered using the 3.3 V generated from the 24-V supply using a simple switcher, LMR23610. The high-side switch and VCC2 of the digital isolator, which are present on the secondary side, are powered using the 3.3 V generated from the 24-V supply using the LDO, TPS7B6933.

The system is designed to be protected against overload, short-circuit, overtemperature, and reverse-polarity. The  $\overline{\text{FAULT}}$  (FLT) of the TPS26600 open-drain output asserts under the following conditions: undervoltage, overvoltage, overload, reverse current, and thermal shutdown. This fault signal is fed to the MCU through the digital isolator. The device can also withstand and protect the loads from positive and negative supply voltages up to  $\pm 60$  V.


The DRV110 device is a PWM current controller for solenoids. The device is designed to regulate the current with a well-controlled waveform, to reduce power dissipation. The solenoid current is ramped up fast, to ensure opening of the brake.

After the initial ramping, the brake-coil current is kept at a peak value, to ensure correct operation, after which the current is reduced to a lower-hold level, to avoid thermal problems and reduce power dissipation. The open-drain pull-down path at the STATUS pin of the DRV1100 is deactivated if the undervoltage lockout (UVLO) or thermal shutdown blocks have triggered, or if the EN pin is low.

## 2.2 Highlighted Products

### 2.2.1 ISO7142

The ISO7142CC provides galvanic isolation up to 2500 VRMS for 1 minute per UL and 4242-VPK per VDE. The ISO7142CC is a quad-channel isolator with two forward- and two reverse-direction channels. This device is capable of a maximum data rate of 50 Mbps with 5-V supplies and 40 Mbps with 3.3-V or 2.7-V supplies. The ISO7142CC has integrated filters on the inputs to support noise-prone applications. [图 3](#) shows the pin diagram of the device.



**图 3. Pin Diagram of ISO7142**

2.2.2 TPS26600

The TPS2660x devices are compact, feature-rich, high-voltage eFuses with a full suite of protection features. The wide supply-input range of 4.2 to 55 V allows control of many popular DC bus voltages. The device can withstand and protect the loads from positive and negative supply voltages up to  $\pm 60$  V. Integrated back-to-back FETs provide a reverse-current blocking feature, making the device suitable for systems with output-voltage holdup requirements during power fail and brownout conditions. Load, source, and device protection are provided with many adjustable features, including overcurrent and output-slew rate as well as overvoltage and undervoltage thresholds. The internal, robust, protection-control blocks, combined with the high-voltage rating of the TPS26600, helps to simplify the system designs for surge protection. 图 4 shows the functional block diagram of the device.




图 4. Functional Diagram of TPS26600

### 2.2.3 DRV110

The DRV110 device is a PWM-current controller for solenoids. The device is designed to regulate the current with a well-controlled waveform, to reduce power dissipation. The solenoid current is ramped up fast to ensure opening of the valve or relay. After the initial ramping, the solenoid current is kept at a peak value, to ensure correct operation, after which the current is reduced to a lower hold level, to avoid thermal problems and reduce power dissipation. 图 5 shows the functional block diagram of the device.




图 5. Functional Block Diagram DRV110

### 2.2.4 LMR23610ADDAR

The LMR23610 simple switcher is an easy-to-use, 36-V, 1-A, synchronous step-down regulator. Peak-current mode control is employed to achieve simple control loop compensation and cycle-by-cycle current limiting. A quiescent current of 75  $\mu$ A makes the device suitable for battery-powered systems. An ultra-low, 2- $\mu$ A shutdown current can further prolong battery life. Internal loop compensation means that the user is free from the tedious task of loop compensation design. This feature also minimizes the external components. A precision-enable input allows simplification of regulator-control and system-power sequencing. Protection features include cycle-by-cycle current limit, hiccup mode, short-circuit protection, and thermal shutdown due to excessive power dissipation.

### 2.2.5 TPS7B6933

The TPS7B6933-Q1 is a high-voltage linear regulator that operates over a 4-V to 40-V input-voltage range. The device has an output-current capability of 150 mA and offers a fixed-output voltage of 3.3 V. The device features thermal shutdown and short-circuit protection, to prevent damage during overtemperature and overcurrent conditions.

### 2.2.6 TVS3300

The TVS3300 is a unidirectional, precision, surge-protection clamp, with a 33-V working voltage, designed specifically to protect systems with mid-voltage rails in industrial, communication, and factory automation applications. The TVS3300 has a fast response time when the surge current is applied, so there is no overshoot voltage during clamping, which makes it ideal for replacing traditional TVS and Zener diodes.

## 2.3 System Design Theory

### 2.3.1 DC Voltage Input

This reference design is designed to operate for a DC voltage of 24 V ( $\pm 20\%$ ). The board has two separate connectors to supply 24 V to the primary and secondary sides. J1 is the input connector for supplying the 24-V DC to the primary side. The DC voltage can be applied to the reference design at connector J2. The TVS3300 is a 33-V precision clamp that is connected in a bidirectional configuration, for protection against high-voltage transients. The Inductor L1 and capacitor C11 form the power filter.

### 2.3.2 Low-Power, Quad-Channel Digital Isolator

The MCU sends the control signals through the ISO7142 digital isolator to independently drive the high-side and the low-side switches (see [图 6](#)). The EFUSE\_FLT signal from the high-side switch provides the diagnostic coverage against fault conditions. The FLT open-drain output asserts (active low) under the following conditions:

- Fault events, such as undervoltage, overvoltage, overload, reverse current, and thermal shutdown
- When device enters low-current shutdown mode when SHDN is pulled low
- During start-up, when the internal FET GATE is not fully enhanced



图 6 shows the circuit for the ISO7142.




图 6. Schematic of ISO7142

The DRV\_ST signal from the low-side switch provides the diagnostic coverage against UVLO and thermal shutdown.

The VCCI pin is supplied with the 3.3 V generated using the LMR23610 simple switcher. C9 (0.1 µF) is used as a local decoupling capacitor for the VCCI pin. The EN1 pin of the isolator is tied high, to enable the output channels on the primary side. The VCC2 pin is supplied with the 3.3 V generated using the TPS7B6933 LDO. C10 (0.1 µF) is used as a local decoupling capacitor for the VCC2 pin. The EN2 pin of the isolator is tied high, to enable the output channels on the secondary side.

### 2.3.3 High-Side E-fuse

图 7 shows the schematic of the high-side e-fuse.




图 7. Schematic of High-Side E-fuse

### 2.3.3.1 Undervoltage Lockout and Overvoltage Set Point

The UVLO and overvoltage trip point are adjusted using an external voltage-divider network, R1, R2, and R3, connected between the IN, UVLO, OVP, and RTN pins of the device. The values required for setting the undervoltage and overvoltage thresholds are calculated by solving [公式 1](#) and [公式 2](#).

$$V_{OVPR} = \frac{R3}{R1 + R2 + R3} \times V_{OV} \quad (1)$$

$$V_{UVLOR} = \frac{R2 + R3}{R1 + R2} \times V_{UV} \quad (2)$$

To minimize the input current drawn from the power supply, a higher value resistance for R8, R9, and R3 is used.

From the device electrical specifications,  $V_{OVPR} = 1.19$  V and  $V_{UVLOR} = 1.19$  V. From the design requirements,  $V_{OV}$  is 30 V and  $V_{UV}$  is 17 V. After solving [公式 1](#) and [公式 2](#) for the overvoltage threshold of 30 V and undervoltage threshold of 17 V, the values of the resistors are as follows:

- R8 = 708.6 kΩ
- R9 = 20.05 kΩ
- R10 = 30.1 kΩ

The closest, standard, 1% resistor values were chosen for this design: R8 = 715 kΩ, R9 = 20 kΩ, and R10 = 30.1 kΩ.

### 2.3.3.2 Programming Current Monitoring Resistor: $R_{IMON}$

$R_{IMON}$  must be configured based on the maximum input-voltage range of the ADC used.

For  $I_{LIM} = 2$  A (considering the maximum input-operating voltage,  $V_{IMON\_MAX}$ , to be 3.3 V),  $R_{IMON}$  is calculated as 20 kΩ using [公式 3](#).

$$R_{IMON} = \frac{V_{IMON\_MAX}}{I_{LIM} \times 75 \times 10^{-6}} \quad (3)$$

### 2.3.3.3 Programming Current-Limit Threshold: $R_{ILIM}$ Selection

The  $R_{(ILIM)}$  resistor at the  $I_{LIM}$  pin sets the overload current limit, which can be set using [公式 4](#).

$$R_{ILIM} = \frac{12}{I_{LIM}} \quad (4)$$

The current limit is set to 2 A. The closest standard resistor value for the current limit of 2 A is 6.04 kΩ.

### 2.3.3.4 MODE Pin Configuration

The MODE pin allows the flexibility to configure the device between the three current-limiting fault responses (circuit breaker, latch off, and auto-retry modes). This design is configured for active-current limiting with latch-off mode. A 402-kΩ resistor across the MODE pin to the RTN pin is connected for configuring in this mode.

### 2.3.3.5 Setting Output Voltage Ramp Time: $t_{dV/dt}$

A capacitor from the dV/dt pin to the RTN sets the output-voltage slew rate. The total ramp time  $t_{dV/dt}$  of  $V_{OUT}$  for 0 to  $V_{IN}$  can be calculated using [公式 5](#).

To obtain dV/dt of 4.5 ms, the value of the capacitor is found to be 0.022 μF.

$$t \frac{dV}{dt} = C \frac{dV}{dt} \times 8 \times 10^3 \times V_{IN} \tag{5}$$

### 2.3.4 Motor Brake

The electromechanical brake consists of an electromagnetically-inductive coil wound around a movable steel or iron slug, called the armature or plunger. The brake coil needs more current only during actuation, called the pull-in current, to pull the plunger into the solenoid. However, when the brake coil is actuated, it needs approximately 30% of its nominal current, called the hold current, to keep the plunger in the same position. The brake coil operating with nominal current consistently raises the temperature in the coil due to higher power dissipation. When plunger movement is detected, the steady-state current can be reduced to the hold current value, to minimize the power dissipation in the coil.

### 2.3.5 Low-Side, Solenoid Current Controller

图 8 shows the low-side, solenoid current controller.




图 8. Schematic of Low-Side Current Controller

Keep time,  $t_{KEEP}$ , is set externally by connecting a capacitor to the KEEP pin. A constant current sourced from the KEEP pin is driven into an external capacitor, resulting in a linear-voltage ramp. When the KEEP-pin voltage reaches 100 mV, the current-regulation reference voltage,  $V_{REF}$ , is switched from  $V_{PEAK}$  to  $V_{HOLD}$ . The internal current source is switched off, and the capacitor is grounded for discharge. The dependency of  $t_{KEEP}$ , from the external capacitor size, can be calculated with 公式 6.

$$t_{KEEP} [s] = C_{KEEP} [F] \times 10^5 \left[ \frac{S}{F} \right] \tag{6}$$

$V_{PEAK}$  and  $V_{HOLD}$  depend on fixed resistance values,  $R_{PEAK}$  (R19) and  $R_{HOLD}$  (R18). The currents and resistor values must be chosen such that the voltage across the sense resistor is more than 30 mV.  $I_{PEAK}$  and  $I_{HOLD}$  values can be calculated by using 公式 7 and 公式 8.

The peak current and hold current are set to 1.8 A and 300 mA, respectively. The values of  $R_{SENSE}$ ,  $R_{HOLD}$ , and  $R_{PEAK}$ , calculated using 公式 7 and 公式 8, are 0.5 A, 68k, and 68k, respectively.

The frequency of the internal-PWM clock signal, PWMCLK, which triggers each OUT-pin ON-cycle, can be adjusted using the external resistor,  $R_{OSC}$  (R27), connected between OSC and GND.

$$I_{\text{PEAK}} = \frac{V_{\text{REF}}}{R_{\text{SENSE}}} = \frac{1 \Omega \times 900 \text{ mA} \times 66.67 \text{ k}\Omega}{R_{\text{PEAK}}} \times \frac{1}{R_{\text{SENSE}}}$$

where

- $66.7 \text{ k}\Omega < R_{\text{PEAK}} < 2 \text{ M}\Omega$  (7)

$$I_{\text{HOLD}} = \frac{V_{\text{REF}}}{R_{\text{SENSE}}} = \frac{1 \Omega \times 150 \text{ mA} \times 66.67 \text{ k}\Omega}{R_{\text{HOLD}}} \times \frac{1}{R_{\text{SENSE}}}$$

where

- $66.7 \text{ k}\Omega < R_{\text{HOLD}} < 333 \text{ k}\Omega$  (8)

图 9 shows the frequency as a function of the resistor value.




图 9. Oscillation Frequency as Function of Resistor Value

公式 9 can be used to calculate the PWM frequency, as a function of the external fixed adjustment resistor value (greater than 160 kΩ).

$$f_{\text{PWM}} = \frac{60 \text{ kHz}}{R_{\text{OSC}}} \times 66.67 \text{ k}\Omega$$

where

- $160 \text{ k}\Omega < R_{\text{OSC}} < 2 \text{ M}\Omega$  (9)

In this design, R27 is connected directly to ground for a PWM-oscillation frequency of 20 KHz.

The DRV110 can regulate the VIN voltage to 15 V from a higher external supply voltage, 30 V in this design, using an internal-bypass regulator that replicates the function of an ideal Zener diode. This occurrence requires that the supply current is sufficiently limited by an external resistor between the VS and the VIN pin. An external capacitor connected to the VIN pin is used to store enough energy to charge the external switch-gate capacitance at the OUT pin. A current-limiting resistor size to keep quiescent current less than 1 mA can be calculated with 公式 10.

$$R_{\text{S\_MAX}} = \frac{V_{\text{S\_MIN\_DC}} - V_{\text{ZENER}}}{1 \text{ mA} + I_{\text{GATE\_AVG}}} \quad (10)$$

The value of R<sub>S</sub>, calculated from 公式 10, for I<sub>GATE\_AVG</sub> of 7.5 mA, is 1.6 kΩ in this design.

### 2.3.6 Snubber Circuit

图 10 shows the snubber circuit connected across the brake coil. When the switch is opened, the inductance of the coil responds to the decrease in current by inducing a voltage of reverse polarity, which damages the switch. R25 is placed in series with the commutating diode, D2, connected in parallel to the brake coil, to demagnetize the brake coil faster, thus protecting the switch from a high-reverse voltage transient.




图 10. Schematic of Snubber Circuit

## 2.3.7 Power Supplies

### 2.3.7.1 3.3-V Generation Using LMR23610ADDAR

The LMR23610 is a step-down, DC-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage, with a maximum output current of 1 A. The WEBENCH® software from TI can be used to generate complete designs. 图 11 shows the schematic of the device.




图 11. Schematic of LMR23610

### 2.3.7.2 3.3-V Generation Using TPS7B6933

A 3.3-V supply is needed to power the digital isolator on the secondary side. Here, the TPS7B6933 is used to convert 24 V to 3.3 V, to supply power to the secondary side of the isolator and the high-side switch. 图 12 shows the schematic of the TPS7B6933.




图 12. Schematic of TPS7B6933

### 3 Hardware, Software, Testing Requirements, and Test Results

#### 3.1 Required Hardware

This section explains the top and bottom views of the PCB for this reference design. This section also details the power-supply requirements and connectors used to connect to the external world.

##### 3.1.1 PCB Overview

图 13 shows the top view of the PCB. The high-side and low-side switches are also highlighted.




图 13. Top View of PCB

表 2 lists the connectors.

表 2. Connectors of TIDA-01621

CONNECTORS	FUNCTION OF CONNECTOR
J1	24 V_VIN power supply to power the primary side of the board
J2	24 V_VIN power supply to power the secondary side of the board
J3	20-pin connector to connect to the C2000 LaunchPad
J4	20-pin connector to connect to the C2000 LaunchPad
J5	Output connector for connecting the brake coil

### 3.2 Testing and Results

This section describes the test results, which evaluate the functionality and the performance specified in the design. This reference design uses a 1-kW servo motor with a brake coil for testing. The brake coil is powered by a 24-V DC, and the current rating of the coil is about 0.81 A. The inductance of the coil is measured to be about 65.35 mH and the resistance is about 30.8  $\Omega$ .

#### 3.2.1 Test Results

##### 3.2.1.1 Operation of DRV110

The hold current in the DRV110 is set to 300 mA and peak current is set to 1.8 A, as explained in 节 2.3.5. 图 14 shows the hold and peak currents passing through the switch. The hold current is 300 mA, as was set in the calculations. The peak current is limited by the internal resistance of the coil and is measured to be 740 mA.




图 14. Hold and Peak Currents of Brake Coil

图 15 shows the zoomed-in version of the brake current and voltage for the rising and falling edge of the enable signal.




图 15. Zoomed-In View of Rising and Falling Edge of Brake Voltage and Brake Current



### 3.2.1.2 Current Regulation With DRV110 at Different Voltages

The brake current must remain constant, as set by the designer irrespective of the variations in the input supply voltages. This setting can be validated by capturing the brake current for different sets of operating voltages. 图 16 shows the brake-hold currents for an input voltage of 19-V and 28-V.




图 16. Hold Current of Brake Fixed to 300 mA at 19-V and 28-V Input Voltage

The value of the peak current is set to 1.8 A in this design. However, the maximum current that can pass through the coil is limited by the internal resistance of the coil. Because the resistance of the coil is 30.8  $\Omega$ , the maximum current at 19 V and 28 V is 616 mA and 909 mA, respectively, which is less than the current limit set in the design. So, the peak current is flexibly allowed to vary according to supply voltage, as shown in 图 17.




图 17. Relative Increase in Peak Current at 19-V and 28-V Input Supply Voltages

### 3.2.1.3 Normal Operation of TPS26600

图 18 显示了 TPS26600 的功能。e-fuse 输入电压设置为 24-V。FLT 是主动低信号，因此在正常条件下保持高电平。制动线圈电流因此被 DRV110 限制为 300 mA。



图 18. 功能性的 E-Fuse, TPS26600

### 3.2.1.4 UVLO and Overvoltage of TPS26600

该设计的 UVLO 和过电压分别设置为 17 V 和 30 V，如 2.3.3.1 节所述。为了检测 UVLO，系统在输入电压的下降沿处被触发。在 FLT 信号下降沿处测量的电压为 16.8 V，如图 19 所示。




图 19. UVLO 阈值, TPS26600

Similarly, for the detection of overvoltage, the system is triggered at the rising edge of the input voltage. The voltage measured at the fall of the FLT signal is measured to be 29.2 V, as shown in 图 20.




图 20. Overvoltage Threshold for TPS26600

### 3.2.1.5 Reverse-Polarity Protection of TPS26600

The TPS26600 provides reverse-input polarity protection down to  $-60$  V. 图 21 shows the test result for the input voltage of  $-30$  V. The output to the e-fuse remains off and the brake current is also zero.



图 21. Reverse-Input Polarity Protection at  $-30$  V

### 3.2.1.6 Short-Circuit Protection of TPS26600

During a transient-output short-circuit event, the current through the device increases very rapidly. Because the current-limit amplifier cannot respond quickly to this event, due to its limited bandwidth, the device incorporates a fast-trip comparator, I(FASTRIP), with a threshold. The fast-trip comparator turns off the internal FET within 250 ns (typical), when the current through the FET exceeds I(FASTRIP) ( $I(\text{OUT}) > I(\text{FASTRIP})$ ), and terminates the rapid short-circuit peak current. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to I(OL). Then, the device behaves similar to during the overload condition.

图 22 和 图 23 显示系统的行为当电流超过快速跳闸阈值。




图 22. Short-Circuit Event Under Normal Operation of TPS26600




图 23. Short-Circuit Event When Circuit Was Originally Open Circuited

### 3.2.1.7 Board Thermal

图 24 显示了板子在 24 V 和 28 V 下的热成像图。




图 24. Thermal Image of TIDA-01621 Board



## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-01621](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01621](#).

### 4.3 PCB Layout Recommendations

图 25 和 图 26 显示隔离屏障和地线分割, respectively. The primary and secondary copper tracks are separated from each other by the isolation barrier. A copper-to-copper creepage spacing of 4 mm is maintained between the primary and the secondary sides. The two, 20-pin connectors, J3 and J4, are placed 20 mm apart for interfacing to the C2000 LaunchPad. The power plane is divided into 3.3-V and 24-V planes.




图 25. Isolation Barrier and Power Plane of Layout




图 26. Split in Ground Plane of Layout

#### 4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01621](#).

#### 4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01621](#).

#### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01621](#).

#### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01621](#).

## 5 Related Documentation

1. International Electrotechnical Commission (IEC), IEC 61800-5-2:2016 RLV: Adjustable speed electrical power drive systems - Part 5-2: Safety requirements - Functional , 18 April 2016

## 6 Trademarks

### 6.1 商标

C2000, LaunchPad, E2E are trademarks of Texas Instruments.  
WEBENCH is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 7 About the Authors

**AISHWARYA BHATNAGAR** is a systems engineer at Texas Instruments, where she is responsible for developing reference design solutions for the Motor Drive segment within Industrial Systems. Aishwarya earned her bachelor of technology in electronics and communication engineering from MNNIT, Allahabad.

**NAVANEETH KUMAR** is a system architect in the Industrial Systems-Motor Drive team at Texas Instruments, where he is responsible for specifying and developing reference designs for industrial drives.

**Recognition:** The authors would like to recognize the excellent contributions of **MANU BALAKRISHNAN** during the test phase of the TIDA-01621 design.



## 有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampterm.htm)和样品 (<http://www.ti.com/sc/docs/sampterm.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司