

TI Designs: TIDEP-0068

适用于 K2G 通用 EVM (GP EVM) 的 PCI-Express PCB 设计 注意事项参考设计



TI Designs

TI Designs 为您提供了所需的基本方法、测试和设计文件，以便您快速评估和定制系统。TI Designs 可帮助您缩短产品上市时间。

设计资源

| | |
|----------------------------------|----------|
| TIDEP0068 | TI 设计文件夹 |
| 高速布局指南 | 产品文件夹 |
| 66AK2G02 | 产品文件夹 |
| 66AK2G12 | 产品文件夹 |
| TPS65911 | 产品文件夹 |
| K2G 通用 EVM | 工具文件夹 |
| 适用于 K2G 的处理器 SDK | 软件文件夹 |

设计特性


- 优化的高速信号路由
- 表面贴装 1 个 PCIe 插座
- 交流耦合电容器布局示例
- 建议的差分对间隔示例

特色应用


- 电源保护
- 工业通信和控制
- 变电站自动化
- 电网通信



咨询我们的 E2E 专家



intro_001a
Copyright © 2017, Texas Instruments Incorporated





该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 66AK2Gx and Featured Applications

The 66AK2Gx SoC supports the following features (refer to the 66AK2G1x block diagram on page 1):

- **Processor Cores and Memory**
 - Arm Cortex A15 up to 1000 MHz
 - 32 KB L1D, 32 KB L1P, 512 KB L2 cache
 - C66x DSP up to 1000 MHz
 - 32 KB L1D, 32 KB L1P, 1024 KB L2
 - 1024KB of Shared L2 SRAM in MSMC
 - ECC on all L1, L2, and shared memory
- **Industrial and Control Peripherals**
 - 2 Industrial Communication Subsystems enable cut through, real-time and low latency Industrial Ethernet protocols
 - Programmable real-time I/O enables versatile field bus and control interfaces
 - PCIe for connection to an FPGA or ASIC that provides industrial network connections, backplane communication, or connection to another 66AK2Gx device.
- **Security and Crypto**
 - Standard secure boot with customer programmable OTP keys
 - Crypto
 - Package
 - 21 x 21 mm, 0.8 mm pitch BGA 625 pins

The 66AK2Gx is suited for applications such as Industrial PLC and Protection Relay as shown in [图 1](#) and [图 2](#). In these systems PCIe is used for connection to an FPGA or ASIC that provides industrial network connections, backplane communication or connection to another 66AK2Gx device.





图 1. Industrial PLC System Block Diagram



Copyright © 2016, Texas Instruments Incorporated

图 2. Protection Relay System Block Diagram

2 Design Overview

The K2G SoC is a high-performance, highly integrated device based on TI KeyStone™ II Multicore DSP + Arm® System-on-Chip (SoC) architecture. The device incorporates a single-lane PCI-Express (PCIe) Gen2 (5GT/s) module that may perform as either a Root Complex (RC) or End Point (EP) device. This design discusses the implementation of the PCI-Express interface on the K2G General Purpose EVM with an eye toward optimizing signal integrity of the interface.

图 3 shows the K2G General Purpose EVM PCIe signal quality.




图 3. K2G General Purpose EVM PCIe Signal Quality

3 Key System Specifications

The PCI-Express module present in the 66AK2Gx device supports both Root-Complex and End Point operation on a single-lane bidirectional link interface. PCIe provides for low pin-count, high reliability, and high-speed with data transfer at rates of up to 5.0 Gbps per lane, per direction. PCIe is intended for use as a serial link on backplanes and printed circuit boards. The K2G GP EVM provides a PCIe x1 add-in card socket to ease evaluation of PCIe EP's prior to implementation in a custom design. The GP EVM does not provide an interface for testing the device as an EP.

4 System Description

The intent of this TI Design is to provide PCB layout considerations for the PCIe portion of the 66AK2Gx System-on-Chip (SoC). The K2G GP EVM is used as a reference to discuss some of these considerations. A more detailed explanation of concepts discussed in this document as well as further information and recommendations on high-speed layout considerations may be found in the *High-Speed Interface Layout Guidelines (SPRAAR7E)*.

注: As with all PCB designs, best performance with regard to signal integrity is contingent on performing a board-level simulation and reviewing the results prior to committing the design to PCB. Every PCB design must be evaluated independently as no two are alike.

5 K2G General Purpose EVM – All Layers

图 4 shows the entirety of the GP EVM design.




图 4. K2G GP EVM – All Layers

5.1 K2G GP EVM – Top Layer – Routing

When designing a PCB that incorporates one or more high-speed interfaces, it is critical that the high-speed signals are routed early in the board design process, preferably first. Routing early ensures that all signals are routed without obstructions or abutments that may force an inclusion of a via, or crossing (unnecessary extension) of the high-speed signals. Care must be given to the physical relationship of the devices that comprise the PCIe bus. 图 5 shows that the PCIe x1 socket is placed in such a way that the PCIe signals from the SoC PCIe Root Complex to the socket flow naturally; no rotating of the SoC or socket is required. Place the socket in a position that allows it to accept the signals without the need for vias to improve signal quality. For the K2G GP EVM, the PCIe interface has been routed completely on the top layer and terminates at a surface mount connector.




图 5. K2G GP EVM – Top Layer Only – Zoomed

5.2 K2G GP EVM – Top Layer – Differential Signal Spacing

To minimize crosstalk in high-speed interface implementations, the spacing between the signal pairs must be a minimum of 5 times the width of the trace. This spacing is referred to as the *5W rule*. A PCB design with a calculated trace width of 6 mils requires a minimum of 30 mils spacing between high-speed differential pairs. Also, maintain a minimum keep-out area of 30 mils to any other signal throughout the length of the trace. Where the high-speed differential pairs about a clock or a periodic signal, increase this keep-out to a minimum of 50 mils to ensure proper isolation. When possible, the keep-out area should be maximized to further reduce the possibility of crosstalk. In the case of the K2G GP EVM, the PCB was of sufficient size to allow spacing that exceeds 65 mils in many locations. 图 6 shows the K2G GP EVM inter-pair spacing.



图 6. K2G GP EVM Inter-Pair Spacing

5.3 K2G GP EVM – Top Layer – Reference Plane

High-speed signals should be routed over a solid ground reference plane and should not cross or directly abut a void in the reference plane. TI does not recommend high-speed signal references to power planes. Routing across a plane split or a void in the reference plane forces return high-frequency current to flow around the split or void, which may result in the following conditions:

1. Excess radiated emissions from an unbalanced current flow
2. Delays in signal propagation delays due to increased series inductance
3. Interference with adjacent signals
4. Degraded signal integrity (that is, more jitter and reduced signal amplitude)

In keeping with the above recommendations, the K2G GP EVM routes the PCIe signals over an unbroken, ground reference plane as shown in 图 7.




图 7. K2G GP EVM PCIe Reference Plane

5.4 K2G GP EVM – Top Layer – Symmetrical Routing

Because PCIe is a differential interface, all routing of the member pairs must be symmetrical and maintain as much parallelism as possible as they traverse the board together. In the case of the K2G GP EVM, observe in 图 8 that the *PCIE_TXN0* and *PCIE_TXP0* signals maintain symmetry and parallelism across the board up to, and including the PCIe x1 add-in card socket pads.




图 8. Symmetrical Routing and Parallelism of PCIe Signal Pair

The symmetry and requirements apply to both ends of the interface, however, it may be impossible to fully meet the requirements when routing SoC escape of the PCIe signals. In this particular case, it is permissible to deviate from both symmetry and parallelism for up to 0.25" when escaping the SoC. For K2G GP EVM, SoC escape of the PCIe signals is complete at ± 28 mils, well within the 0.25" (250 mil) limit.




图 9. SoC Escape

6 Design Files

The design files for the K2G General Purpose EVM may be found at <http://www.ti.com/tool/TIDEP0068>.

7 Related Documentation

1. [High-Speed Interface Layout Guidelines](#)

7.1 商标

KeyStone, BeagleBone are trademarks of Texas Instruments.
Arm is a registered trademark of ARM Limited.
All other trademarks are the property of their respective owners.

8 About the Author

DAVE KING is a Senior Hardware Applications Engineer in TI's Embedded Processing organization supporting a wide array of Arm-based SoCs such as AM335x (as found on BeagleBone™ and BeagleBone Black), AM35x, AM37x, AM57xx, and AM437x. Dave brings to this role more than fifteen years of protocol, digital, and analog experience in high-speed interfaces ranging from PCI-Express to USB2.0/3.1.

修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| Changes from Original (March 2016) to A Revision | Page |
|---|-------------|
| • 已更新标题。 | 1 |
| • 添加了 66AK2G12 产品文件夹。 | 1 |
| • 在设计资源中将 TPS659118 更改为 TPS65911。 | 1 |
| • 将 K2G EVM 工具文件夹更改为 EVMK2GX (1GHz 版本)。 | 1 |
| • 将 66AK2G02 方框图更改为 66AK2G1x。 | 1 |
| • Changed Arm Cortex A15 at 600 MHz to 'up to 1000 MHz'. | 2 |
| • Changed C66x DSP up to 600 MHz to "up to 1000 MHz". | 2 |
| • Added MSMC subsystem details to Processor Cores and Memory section..... | 2 |

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司