

TI Designs: TIDA-01636

电源轨噪声分析仪参考设计



说明

本参考设计是一个与 C2000™ 微控制器 (MCU) 内的模数转换器 (ADC) 相连的有源通带滤波器。系统会在电源轨上检测目标频带内的纹波和噪声。快速傅里叶变换 (FFT) 算法会分析信号中的谐波含量, 并支持进行开关频率检测。通过该分析, 可以在高功耗应用中实现自适应实时开关频率抖动, 而且可实现更出色的电磁兼容干扰 (EMI) 控制。类似地, 无反馈定位器中的波纹计数器也有利于设计的优化。

数字信号处理 (DSP) 特性 (C2000™ 微控制器的特性) 在系统中发挥着重要作用, 可以让数字电源 (车载充电器、直流/直流转换器) 和电机控制 (牵引逆变器) 应用变得更加智能、高效。

资源

TIDA-01636	设计文件夹
OPA365-Q1	产品文件夹
TMS320F28069M	产品文件夹





咨询我们的 E2E™ 专家

特性

- 多反馈滤波器 (MFB) 拓扑
- 单电源
- TMS320F28069M C2000 MCU 的示例固件 (包含源代码)

应用

- HEV 和 EV - 逆变器和电机控制
- HEV 和 EV - 直流/直流转换器
- 各种纹波计数器



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

The TIDA-01636 reference design consists of an active multiple feedback topology (MFB) pass-band filter and a host MCU. Input of the filter connects to the in-vehicle voltage rail. The filter passes and amplifies the signal in the band of interest. The board connects to the LAUNCHXL-F28069M LaunchPad™ Development Kit with the TMS320F28069M host microcontroller from the C2000 family. The microcontroller uses the integrated ADC for signal conversion and performs FFT. This process builds magnitude spectrum of the voltage rail ripple. The host system in an HEV or EV vehicle can use the information for smart control of other in-vehicle systems.

图 1 shows the reference design from the top and the bottom side.




图 1. TIDA-01636 Board (Top and Bottom)

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input Supply Voltage	3.3 V or 5 V from the LaunchPad Development Kit
Input Signal Amplitude	Maximum 170 mV _{p-p}
Filter Bandwidth	77.8 Hz to 1.19 MHz
Filter Gain	25.73 dB (pass-band)
Filter Order	1st order high-pass filter, 2nd order low-pass filter
FFT Stages	10
ADC Sample Rate	1.75 MSPS (up to 3.46 MSPS)
ADC Buffer	2048B
ADC Resolution	12 bit
ADC Reference	Integrated, 3.3 V
Form Factor	2-layer PCB 50 mm x 30 mm
Interface	Code Composer Studio™ (CCS) software

2 System Overview

2.1 Block Diagram

图 2 shows a block diagram of the TIDA-01636 reference design and the typical implementation in the system.




图 2. TIDA-01636 Block Diagram

2.2 Highlighted Products

2.2.1 OPA365-Q1

The OPA365-Q1 zero-crossover family, rail-to-rail, high-performance, CMOS operational amplifiers are optimized for very low voltage, single-supply applications. Rail-to-rail input/output, low noise ($4.5 \text{ nV}/\sqrt{\text{Hz}}$) and high-speed operation (50-MHz gain bandwidth) make these devices ideal for driving sampling data converters (such as the ADS7822-Q1 or the ADS1115-Q1 devices), specifically in short to mid-range radar applications. The OPA365-Q1 family of operational amplifiers are also well-suited for HEV or EV and powertrain applications in DC-DC converters and as transmission control in engine control units.

Special features include an excellent common-mode rejection ratio (CMRR), no input stage crossover distortion, high input impedance, and rail-to-rail input and output swing. The input common-mode range includes both the negative and positive supplies. The output voltage swing is within 10 mV of the rails.

The OPA365-Q1 device (single version) is available in the 5-pin SOT-23 package. The OPA2365-Q1 device (dual version) is available in the 8-pin SOIC package. All versions are specified for operation from -40°C to 125°C . Single and dual versions have identical specifications for maximum design flexibility.

2.2.2 C2000™ TMS320F28069M MCU

The F2806x Piccolo™ family of microcontrollers (MCUs) provides the power of the C28x core and control law accelerator (CLA) coupled with highly-integrated control peripherals in low pin-count devices. This family is code-compatible with previous C28x-based code, and also provides a high level of analog integration. An internal voltage regulator allows for single-rail operation. Enhancements have been made to the high-resolution pulse-width modulator (HRPWM) module to allow for dual-edge control (frequency modulation). Analog comparators with internal 10-bit references have been added and can be routed directly to control the ePWM outputs. The ADC converts from a 0- to 3.3-V fixed full-scale range and supports ratio-metric VREFHI and VREFLO references. The ADC interface has been optimized for low overhead and latency.

2.3 System Design Theory

2.3.1 Pass Band Filter Design

图 3 shows a circuit diagram for the pass-band filter. The filter splits in two parts:

- High-pass filter (1st order, -20 dB/dek)
- Low-pass filter (2nd order, -40 dB/dek)




图 3. Pass-Band Active Filter in TIDA-01636

The input signal connects to the filter through the terminal block J2. Alternatively, the BNC connector J1 serves this purpose during circuit debugging.

The coupling capacitor C2 and input impedance of the subsequent active filter define the high-pass cutoff frequency. Some assumptions can be made to simplify input impedance calculation. The cutoff frequency for the high-pass filter is significantly lower than the cutoff frequency for the active low-pass filter. For this reason, the analysis can ignore capacitors C1 and C4 and treat them as an open circuit. In this case, resistor R5 is in series only with the inverting input of the operational amplifier U1 and can be ignored as well. Using this simplification turns the circuit into an inverting amplifier where resistors R4 and R3 set gain. Resistor R4 is then the effective input impedance. These assumptions set cutoff frequency of the high-pass filter as per 公式 1. It is important that the voltage rating of the capacitor C2 is higher than maximum DC voltage from the signal source.

$$f_{c(\text{high-pass})} = \frac{1}{2\pi \times C2 \times R4} = \frac{1}{2\pi \times 3.3 \mu\text{F} \times 620 \text{ k}\Omega} = 77.8 \text{ Hz } (-3 \text{ dB}) \quad (1)$$

The cutoff frequency of the low-pass filter is independent of the C2 selection. Resistors R3 and R4 set the gain for the band of interest as per 公式 2.

$$A_{\text{PASS}} = -\frac{R3}{R4} = \frac{12 \text{ k}\Omega}{620 \text{ k}\Omega} = 19.35 \rightarrow 20 \times \log 19.35 = 25.73 \text{ dB} \quad (2)$$

公式 3 defines the cutoff frequency for the MFB low-pass filter.

$$f_{c(\text{low-pass})} = \frac{1}{2\pi \times \sqrt{R3 \times R5 \times C1 \times C4}} = \frac{1}{2\pi \times \sqrt{12 \text{ k}\Omega \times 1 \text{ k}\Omega \times 10 \text{ pF} \times 150 \text{ pF}}} = 1.19 \text{ MHz} \quad (3)$$

The resistor divider R6, R7 creates a virtual ground for the single-supply filter. Capacitor C6 reduces the noise on the non-inverting input pin of the operational amplifier. Capacitor C5 is a bypassing capacitor for U1. Resistors R1 and R2 are power-supply selectors which enable power either from the 3.3-V or 5-V rail from the C2000 LaunchPad.

注: The cutoff frequency is typically identified as the point where the transfer function of a filter drops by -3 dB. This drop corresponds to approximately half of the power transfer. However, higher-order filters have a steeper rolloff (for example: -40 dB/dek for a second-order filter) and the cutoff frequency is defined as $n(-3$ dB) where n is the filter order. This definition often causes confusion because some technical articles or online calculators use formulas referring to the -3 -dB point; whereas, others use $n(-3$ dB). Check the calculation using a simulation tool.

2.3.2 Firmware

Embedded firmware for the C2000 LaunchPad development board uses the FFT function from the FPU DSP Software Library from Texas Instruments which is a part of controlSUITE™ software package. The typical installation path is "C:\ti\controlSUITE\libs\dsp\FPU\v1_50_00_00\include\". Documentation for the library is typically found at "C:\ti\controlSUITE\libs\dsp\FPU\v1_50_00_00\doc\FPU-SW-LIB-UG.pdf". Refer to the manual for details on how to use and configure FFT routines used in the reference design.

图 4 shows a flow diagram of the source code. The MCU uses a Direct Memory Access (DMA) unit for automatic transfer of ADC data into a buffer. The main loop waits until the DMA fills the buffer and calculates FFT based on the configuration. A user has access to FFT data through Code Composer Studio (CCS).




图 4. TIDA-01636 Firmware Flow Chart

2.3.3 Aliasing

Every analog-to-digital conversion system must consider the aliasing phenomenon to process data without distortion. This phenomenon causes every spectral content with frequency higher than half of the ADC sampling frequency wrapping around this frequency and starting affecting the band of interest. This corrupts data. The ADC sampling frequency must be at least twice the highest frequency of the input signal spectrum. Refer to for more details on aliasing and anti-aliasing filters.

图 5 shows the effect of aliasing.




图 5. Aliasing Effect and Filter Response

Ideally, the low-pass filter passes every spectral content up to the half of sampling frequency. All spectral content above is suppressed to zero. However, a real filter has limited roll-off slope (for example, -20 dB/dek, -40 dB/dek) which corresponds to the filter order. For this reason, the filter may not sufficiently suppress harmonics above the half of switching frequency and they fold to the band of interest. This causes data corruption. Selecting the proper filter order, bandwidth, and sampling frequency typically requires some trade-offs. The anti-aliasing filter should be set in the way that all aliased spectral content is close to native noise level or below resolution of the system.

There are integrated analog filters which are close to the ideal "brick-wall" response but they are expensive. Note that the digital filter in the MCU does not help to avoid aliasing. The system must implement a low-pass filtering in the analog domain before analog-to-digital conversion.

3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software


3.1.1 Hardware

To start with the TIDA-01636 reference design:

1. Plug the reference design to the LAUNCHXL-F28069M board. The correct position of the PCB is shown in the circuit diagram.
2. Connect the LaunchPad with the reference design to the personal computer using the provided USB cable. LEDs on the LaunchPad show activity.
3. Use twisted wires for connecting the terminal J2 to the analyzed voltage rail. Alternatively, use the BNC connector J1 as the signal input.

3.1.2 Software

The reference design requires the Code Composer Studio (CCS) development tool for uploading the code example to the MCU and displaying the data. Use the following procedure to upload and run the firmware:

1. Install Code Composer Studio which is available from www.ti.com/ccs. Make sure that you select the C2000 compiler and XDS100 drivers during the installation.
(The CCS 7.4 and TI v16.9.1.LTS compiler were used for the TIDA-01636 development).
2. Import the provided firmware from *File->Import->CCS project* menu.
3. Try to compile the code (*Project->Build All* from the menu). Make sure that compilation passes without any error or warning. If there are missing resources (libraries), download and install C2000 Ware from www.ti.com/tool/C2000WARE.
4. Run the project from the *Run->Debug* menu. This programs the microcontroller.
5. Start code execution from the *Run->Resume* menu.
6. Show a graph plot from the *Tools->Graph-Single Time* menu. Fill in parameters in the dialog as  shows.




图 6. Graph Settings in Code Composer Studio™ for TIDA-01636

7. A graph appears after confirming the previous dialog. Make sure that you enable continuous refresh by clicking on the icon. You can export data to .csv format and import them to programs such as Microsoft® Excel® or MATLAB®. [图 7](#) shows an example of the plot in CCS. The example shows an FFT plot of a sinewave with $V_{amp} = 80 \text{ mV}$ and $f = 100 \text{ kHz}$.




图 7. Graph in Code Composer Studio™ Showing 100-kHz Sinewave Magnitude Spectrum

注: For detailed tutorials on how to program, compile, and debug using TI's MCUs, see processors.wiki.ti.com. Alternatively, TI also offers live support within the [E2E™](#) online community.

3.2 Testing and Results

3.2.1 Test Setup

The test setups consists of a personal computer running Code Composer Studio, TIDA-01636 reference design connected to the LaunchPad, and the source of a signal. Measurements in this section use various evaluation modules with DC-DC converters.

图 8 shows an example of a typical test setup.





图 8. TIDA-01636 Test Setup

3.2.2 Test Results

3.2.2.1 TIDA-01636 Low-Pass MFB Filter Response

图 9 shows the TIDA-01636 filter gain and phase measurement data.



This measurement uses a 2.2- μ F capacitor in place of C2. This increases the cutoff frequency for the high-pass filter to $f_c = 117$ Hz.

图 9. TIDA-01636 Filter Gain and Phase Response

3.2.2.2 TIDA-01636 With LM20242EVAL

图 10 shows an FFT plot from the TIDA-01636 connected to the LM20242 evaluation board. The evaluation board operates in the following conditions:

- Input voltage: 16 V
- Output voltage: 3.3 V
- Load: 1 A (constant conduction mode - CCM)
- Switching frequency: nominal 300 kHz





图 10. FFT Analysis of LM20242 Evaluation Board Running at 300 kHz in CCM

图 11 shows the output ripple of the LM20242 evaluation board in the time domain.



CH1 - Voltage ripple at the output capacitor measured with 1:10 oscilloscope probe with spring ground terminal.
 CH2 - Signal at the input of the TIDA-01636.
 CH3 - Signal at the output of the TIDA-01636.

图 11. TIDA-01636 and LM20242 EVM Waveforms (CCM)

3.2.2.3 TIDA-01636 With LM3100EVAL

图 10 shows an FFT plot from the TIDA-01636 connected to the LM3100 evaluation board. The evaluation board operates in the following conditions:

- Input voltage: 16 V
- Output voltage: 3.3 V
- Load: 1 A (constant conduction mode - CCM)
- Switching frequency: nominal 250 kHz




图 12. FFT Analysis of LM3100 Evaluation Board Running at 250 kHz in CCM

Alternatively, 图 13 shows the board operating in discontinuous mode (DCM).




图 13. FFT Analysis of LM3100 Evaluation Board Running at 250 kHz in DCM

图 14 shows the output ripple of the LM3100 evaluation board in the time domain when operating in CCM.



- CH1 - Voltage ripple at the output capacitor measured with 1:10 oscilloscope probe with spring ground terminal.
- CH2 - Signal at the input of the TIDA-01636.
- CH3 - Signal at the output of the TIDA-01636.

图 14. TIDA-01636 and LM3100 EVM Waveforms (CCM)

3.2.2.4 TIDA-01636 With LM3150EVAL


图 15 shows an FFT plot from the TIDA-01636 connected to the LM3150 evaluation board. The evaluation board operates in the following conditions:

- Input voltage: 13.2 V
- Output voltage: 3.3 V
- Load: 2 A (constant conduction mode - CCM)
- Switching frequency: nominal 650 kHz

Note the aliased 2nd and 3rd harmonics.

图 15. FFT Analysis of LM3150 Evaluation Board Running at 650 kHz in CCM

图 16 shows the output ripple of the LM3150 evaluation board in the time domain when operating in CCM.



- CH1 - Voltage ripple at the output capacitor measured with 1:10 oscilloscope probe with spring ground terminal.
- CH2 - Signal at the input of the TIDA-01636.
- CH3 - Signal at the output of the TIDA-01636.

图 16. TIDA-01636 and LM3150 EVM Waveforms (CCM)

3.2.2.5 TIDA-01636 With LM5001 Flyback

图 17 shows an FFT plot from the TIDA-01636 connected to the LM5001 Flyback DC/DC converter. The DC/DC converter operates in following conditions:

- Input voltage: 24 V
- Output voltage: 2 × 5 V (isolated)
- Load: 0.5-A discontinuous mode - DCM)
- Switching frequency: nominal 100 kHz





图 17. FFT Analysis of LM5001 Flyback DC/DC Converter Running at 100 kHz in DCM

图 18 shows the output ripple of the LM5001 Flyback DC/DC converter in the time domain when operating in DCM.



CH1 - Voltage ripple at the output capacitor measured with a 1:10 oscilloscope probe with spring ground terminal.
 CH2 - Signal at the input of the TIDA-01636.
 CH3 - Signal at the output of the TIDA-01636.

图 18. TIDA-01636 and LM5001 Flyback DC/DC Converter Waveforms (DCM)

3.2.2.6 TIDA-01636 With LMZ14203HEVAL

图 19 shows an FFT plot from the TIDA-01636 connected to the LMZ14203 evaluation board. The evaluation board is used in following conditions:

- Input voltage: 16.3 V
- Output voltage: 12.0 V
- Load: 2 A
- Switching frequency: nominal 400 kHz

Note the aliased harmonics.





图 19. FFT Analysis of LMZ14203H EVM Running at Nominal 400 kHz

图 20 shows the output ripple of the LMZ14203H evaluation board in time domain.



CH1 - Voltage ripple at the output capacitor measured with a 1:10 oscilloscope probe with spring ground terminal.
 CH2 - Signal at the input of the TIDA-01636.
 CH3 - Signal at the output of the TIDA-01636.

图 20. TIDA-01636 and LMZ14203H EVM Waveforms

3.2.2.7 TIDA-01636 With TPS92692EVM-880

图 21 shows an FFT plot from the TIDA-01636 connected to the TPS92692 evaluation board. The evaluation board operates in following conditions:

- Input voltage: 12.0 V
- Full brightness
- Switching frequency: nominal 390 kHz
- Boost configuration
- Dither modulation frequency: 600 Hz





图 21. FFT Analysis of TPS92692 EVM Running at Nominal 390 kHz With (Blue Trace) and Without (Red Trace) Spread Spectrum Modulation

图 22 shows the output ripple of the TPS92692 evaluation board in the time domain.



- CH1 - Voltage ripple at the output capacitor measured with a 1:10 oscilloscope probe with spring ground terminal.
- CH2 - Signal at the input of the TIDA-01636.
- CH3 - Signal at the output of the TIDA-01636.

图 22. TIDA-01636 and TPS92692 EVM Waveforms

3.2.3 Conclusion

The TIDA-01636 reference design proves the concept of using a band-pass filter with FFT analysis for disturbances identification on a power rail. The reference design works well with signal sources operating in the lower range (<100 kHz) of the band of interest. Analysis of DC/DC converters operating with higher frequencies (>100 kHz) suffer from aliasing. TI recommends adding additional low-pass filters in-series with the output of the reference design as well as increasing sampling frequency, if possible.

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01636](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01636](#).

4.3 PCB Layout Recommendations

The TIDA-01636 reference design does not require any special PCB layout considerations. The PCB has two layers with 35- μm copper plating. The top layer (图 23) is reserved for components and signal traces. The bottom layer (图 24) provides the current return path - signal ground.




图 23. TIDA-01636 PCB Composite Top View




图 24. TIDA-01636 PCB Composite Bottom View

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01636](#).

4.4 Altium Project

To download the Altium Designer® project files, see the design files at [TIDA-01636](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01636](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01636](#).

5 Software Files

To download the software files, see the design files at [TIDA-01636](#).

6 Related Documentation

1. Texas Instruments, [Aliasing and Anti-aliasing Filters](#), Peggy Liska

6.1 商标

C2000, E2E, LaunchPad, Code Composer Studio, controlSUITE are trademarks of Texas Instruments. Altium Designer is a registered trademark of Altium LLC or its affiliated companies. Microsoft, Excel are registered trademarks of Microsoft Corporation. MATLAB is a registered trademark of The MathWorks, Inc.. All other trademarks are the property of their respective owners.

7 About the Author

TIM PEISKER is an intern in the Powertrain Automotive Systems team at Texas Instruments from the Wentworth Institute of Technology in Boston, MA. Tim studies applied mathematics and prepares for his bachelor's graduation in summer 2018.

JIRI PANACEK is a systems engineer in the Powertrain Automotive Systems team at Texas Instruments where he develops reference designs. Jiri has five years of field experience in the industrial automation and most recently the HEV and EV automotive segment. Jiri earned his master's degree in microelectronics from the Brno University of Technology in the Czech Republic.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampterm.htm)和样品 (<http://www.ti.com/sc/docs/sampterm.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司