

TI Designs: TIDA-01566

适用于可穿戴设备和物联网的轻负载高效低噪声电源参考设计



说明

该参考设计展示了一款超小型电源解决方案（8.5mm² 总占用空间），可在可穿戴装备、智能手表、智能手机、耳麦、耳机、耳塞和嵌入式摄像机系统等便携式个人电子设备中实现高效的低噪声电压轨。直流/直流转换器后跟一个低压降 (LDO) 线性稳压器，可提供与基于 LDO 设计和基于直流/直流转换器设计相同的低噪声性能和高效率性能。仅为 8μA 的总无负载输入电流（亦称为开关 I_Q）可比仅基于 LDO 的设计维持更高的效率，而近 100μV 的输出噪声可为敏感负载提供干净的电源，优于仅基于直流/直流转换器的设计。该设计指南阐述并对比了全部三种设计类型（即仅 LDO、仅直流/直流和直流/直流后跟 LDO）的效率、I_Q 和纹波等关键性能特点。

资源

[TIDA-01566](#)

设计文件夹

[TPS62801](#)

产品文件夹

[TPS7A10](#)

产品文件夹

特性



- 解决方案尺寸为 8.5mm² 且高度不足 0.65mm
- 8μA 无负载输入电流（开关 I_Q）
- 近 100μV 输出噪声（10Hz 至 100kHz）
- 输出电压可轻松调低至 0.5V
- 2.6V 至 5.5V 输入电压范围可提供 1.2 V_{OUT}
- LDO 输出电流为 300mA（直流/直流输出为 1A）

应用

- [可穿戴健身和活动监测仪](#)
- [智能手表](#)
- [智能手机](#)
- [耳麦、耳机和耳塞](#)
- [嵌入式摄像机系统](#)



咨询我们的 E2E™ 专家



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

The TIDA-01566 optimizes both the TPS62801 DC/DC converter and the TPS7A10 LDO to produce an ultra-small, efficient, low noise 1.2-V supply from a single-cell, rechargeable lithium battery. The DC/DC operates in power save mode for maximum efficiency at light loads. In power save mode, it reduces the switching frequency to save power. This increases the output ripple, while decreasing the frequency of this ripple. Both the lower frequency and higher magnitude ripple may not be acceptable to some sensitive loads, such as sensors, data converters, global positioning system (GPS) receivers, wireless communication devices (for example, Bluetooth and Narrowband IoT (NB-IoT)), and so on.

To overcome the challenge of higher ripple, an LDO is added after the DC/DC. LDOs have a high power supply rejection ratio (PSRR) at the lower frequency power save mode of most DC/DC converters, and effectively attenuate the ripple to extremely low levels. The low current consumption (I_Q) of the TPS7A10 maintains high efficiency, even at light loads below 1 mA. This enables a lower standby current for portable systems and a corresponding fewer number of battery recharge cycles. Adding a DC/DC in front of an LDO also achieves a higher efficiency at higher loads, which eliminates thermal considerations that arise when using just an LDO at these high currents.

Both the TPS62801 and TPS7A10 come in ultra-small wafer-chip-scale packages (WCSP) for smallest solution size. The TPS62801 switches at up to 4 MHz, which decreases the size of its output filter. An 0201-size output capacitor and 0402-size inductor make an effective filter in this design.

While such a DC/DC plus LDO solution offers high performance, a DC/DC-only or LDO-only solution may be more appropriate for certain systems. Systems that tolerate higher ripple, such as microcontrollers (MCUs), may not require the LDO. Lowest current systems, such as the smallest standalone sensors, may not benefit much from the higher efficiency of an added DC/DC and would benefit more from the size savings of using just the LDO. The relative performance of all three architectures is shown and compared later in this document.

1.1 Key System Specifications

表 1. Key System Specifications


PARAMETER	SPECIFICATIONS
TIDA-01566 Circuit	
Input voltage range	2.6 V to 5.5 V
DC/DC output voltage	1.4 V
DC/DC output current	0 A to 1 A
LDO output voltage	1.2 V
LDO output current	0 mA to 300 mA
No load input current (3.6 V_{IN})	8 μ A
Efficiency (10-mA load, 3 V_{IN})	73%
Total RMS noise (10 Hz to 100 kHz, 300-mA load)	104.6 μ V
DC/DC Only Circuit	
Input voltage range	1.8 V to 5.5 V
DC/DC output voltage	1.2 V
DC/DC output current ($V_{IN} > 2.3$ V)	0 A to 1 A
No load input current (3.6 V_{IN})	2.5 μ A
Efficiency (10-mA load, 3 V_{IN})	84%
Total RMS noise (10 Hz to 100 kHz, 300-mA load)	241.9 μ V
LDO Only Circuit	

表 1. Key System Specifications (continued)

PARAMETER	SPECIFICATIONS
Input voltage range	2.6 V to 3.3 V
LDO output voltage	1.2 V
LDO output current	0 mA to 300 mA
No load input current (3 V _{IN})	6 μA
Efficiency (10-mA load, 3 V _{IN})	40%
Total RMS noise (10 Hz to 100 kHz, 300-mA load)	104.3 μV

2 System Overview

2.1 Block Diagram


图 1. TIDA-01566 Block Diagram

2.2 Design Considerations

2.2.1 NMOS versus PMOS LDO

The choice of pass transistor type in the LDO determines the lowest possible input and output voltage. The TPS7A10 uses an NMOS pass transistor, optimized for the lowest output voltages, which provides lower dropout. For the TPS7A10, an external BIAS voltage is required to be at least 1.4 V above the 1.2-V output voltage. This sets the minimum input voltage of this reference design to 2.6 V.

Alternatively, an LDO with a PMOS pass transistor can be used for higher output voltages. For example, the TPS7A0518 supports a 1.8-V output voltage down to approximately $2.2 V_{IN}$.

2.2.2 Passive Component Selection

This reference design uses the smallest possible passive components (capacitors and inductors) available. This includes 0201-sized (0603 metric) capacitors and a 0402-sized (1005 metric) inductor to optimize the design for smallest size. Using larger passive components increases the total solution size, but also allows more available components to be chosen. Generally, a larger inductor provides higher efficiency, through its lower DC resistance, while larger capacitors reduce the ripple and noise through their higher effective capacitance.

2.3 Highlighted Products

2.3.1 TPS62801 DC/DC

The TPS62801 is a tiny, step-down DC/DC converter optimized for small size and high efficiency portable applications, such as wearables. Its 0.35-mm pitch WCSP package and 4-MHz switching frequency support the smallest size solutions. It delivers up to 1 A of output current with a non-switching quiescent current (I_Q) of just 2.3 μ A. The output voltage is adjustable through a single resistor, and a MODE pin is available for lowest noise requirements.

2.3.2 TPS7A10 LDO

The TPS7A10 is a family of low drop-out (LDO) linear regulators also optimized for small size and high efficiency applications. The TPS7A10 is packaged in a 0.4-mm pitch WCSP package. It delivers up to 300 mA of output current with an I_Q of just 6 μ A. It provides a BIAS pin, which is ideal for high efficiency, post-DC/DC low noise operation. The output voltage is chosen through the choice of the exact device part number.

3 Hardware and Test Results

3.1 Hardware and Schematic

The TIDA-01566 is built on a dedicated printed circuit board (PCB) and optimized for the smallest solution size. See 图 2 for the schematic. Jumpers are available for enabling the DC/DC (JP2) and LDO (JP3) independently, as well as selecting the higher efficiency pulse frequency modulation (PFM) mode or the lower noise pulse width modulation (PWM) mode for the DC/DC (JP1).




图 2. TIDA-01566 Schematic

3.2 Test Results

3.2.1 Test Setup

Three circuit configurations are measured and their performance presented: DC/DC + LDO (referred to as TIDA-01566), DC/DC only, and LDO only. The key performance data for each of the three circuits is compared at 3 V_{IN}, which each configuration supports.

3.2.2 Test Results

3.2.2.1 TIDA-01566 Circuit

Unless otherwise noted, this circuit configuration sets the DC/DC output voltage at 1.4 V and the LDO output voltage at 1.2 V.

3.2.2.1.1 Efficiency

图 3 shows the efficiency of the TIDA-01566 across various input voltages. The load is swept from 1 μA to 300 mA.




图 3. TIDA-01566 Efficiency

3.2.2.1.2 Output Ripple

图 4, 图 5, 和 图 6 显示 TIDA-01566 在 3-V 输入电压下的输出纹波。图 7, 图 8, 和 图 9 显示 TIDA-01566 在 3.6-V 输入电压下的输出纹波。




图 4. TIDA-01566 Output Ripple ($V_{in} = 3\text{ V}$, Load = 1 mA)




图 5. TIDA-01566 Output Ripple ($V_{in} = 3\text{ V}$, Load = 100 mA)




图 6. TIDA-01566 Output Ripple ($V_{in} = 3\text{ V}$, Load = 300 mA)




图 7. TIDA-01566 Output Ripple ($V_{in} = 3.6\text{ V}$, Load = 1 mA)




图 8. TIDA-01566 Output Ripple ($V_{in} = 3.6\text{ V}$, Load = 100 mA)




图 9. TIDA-01566 Output Ripple ($V_{in} = 3.6\text{ V}$, Load = 300 mA)

3.2.2.1.3 Noise Density

图 10 显示了 TIDA-01566 在不同负载电流下的噪声密度。




图 10. TIDA-01566 Noise Density ($V_{in} = 3\text{ V}$)

3.2.2.1.4 Transient Response

图 11 和图 12 显示了 TIDA-01566 对 10-µA 到 50-mA 负载阶跃和 1-mA 到 200-mA 负载阶跃的瞬态响应，均在 3-V 输入电压和 1-µsec 上升和下降时间下。瞬态响应不会随输入电压的变化而显著改变。




图 11. TIDA-01566 Load Transient Response ($V_{in} = 3\text{ V}$, 10-µA to 50-mA Load Step)




图 12. TIDA-01566 Load Transient Response ($V_{in} = 3\text{ V}$, 1-mA to 200-mA Load Step)

3.2.2.1.5 Thermal Performance

图 13 shows the thermal image of the TIDA-01566 with a 3-V input and 300-mA load current.




图 13. TIDA-01566 Thermal Performance ($V_{IN} = 3\text{ V}$, Load = 300 mA)

3.2.2.1.6 Start-Up and Shutdown

图 14 shows the start-up and shutdown of the TIDA-01566 with a 3-V input and 0-A load current.




图 14. TIDA-01566 Start-Up and Shutdown ($V_{IN} = 3\text{ V}$, Load = 0 A)

3.2.2.2 TPS62801 (DC/DC) Circuit

This circuit configuration sets the DC/DC output voltage at 1.2 V, and does not use an LDO.

3.2.2.2.1 Efficiency

图 15 shows the efficiency of the TPS62801 across various input voltages. The load is swept from 1 μA to 1 A, with the exception of the forced PWM mode, which is swept from 1 mA to 1 A. Also, the load current is limited to 700 mA at a 1.8-V input voltage.




图 15. TPS62801 Efficiency

3.2.2.2.2 Output Ripple

图 16, 图 17, 和 图 18 显示 TPS62801 在 3-V 输入电压下的输出纹波。图 19, 图 20, 和 图 21 显示 TPS62801 在 3.6-V 输入电压下的输出纹波。



图 16. TPS62801 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 1 mA)




图 17. TPS62801 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 100 mA)




图 18. TPS62801 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 300 mA)




图 19. TPS62801 Output Ripple ($V_{IN} = 3.6\text{ V}$, Load = 1 mA)




图 20. TPS62801 Output Ripple ($V_{IN} = 3.6\text{ V}$, Load = 100 mA)




图 21. TPS62801 Output Ripple ($V_{IN} = 3.6\text{ V}$, Load = 300 mA)

3.2.2.2.3 Noise Density

图 31 显示了 TPS62801 在多个负载电流下的噪声密度。




图 22. TPS62801 Noise Density ($V_{in} = 3\text{ V}$)

3.2.2.2.4 Transient Response

图 23 和图 24 显示了 TPS62801 对 10- μA 到 50-mA 负载阶跃以及对 1-mA 到 200-mA 负载阶跃的瞬态响应，均在 3-V 输入电压和 1- μsec 上升和下降时间下。瞬态响应不会随着输入电压的变化而发生显著变化。




图 23. TPS62801 Load Transient Response ($V_{in} = 3\text{ V}$, 10- μA 到 50-mA 负载阶跃)




图 24. TPS62801 Load Transient Response ($V_{IN} = 3\text{ V}$, 1-mA to 200-mA Load Step)

3.2.2.2.5 Thermal Performance

图 25 显示了 TPS62801 的 3-V 输入和 300-mA 负载电流下的热成像图。




图 25. TPS62801 Thermal Performance ($V_{IN} = 3\text{ V}$, Load = 300 mA)

3.2.2.2.6 Start-Up and Shutdown

图 26 shows the start-up and shutdown of the TPS62801 with a 3-V input and 0-A load current.




图 26. TPS62801 Start-Up and Shutdown ($V_{IN} = 3\text{ V}$, Load = 0 A)

3.2.2.3 TPS7A10 (LDO) Circuit

This circuit configuration sets the LDO output voltage at 1.2 V, and does not use a DC/DC.

3.2.2.3.1 Efficiency

图 27 shows the efficiency of the TPS7A10 with a 3-V input. The load is swept from 1 μA to 300 mA.




图 27. TPS7A10 Efficiency at $V_{IN} = 3\text{ V}$

3.2.2.3.2 Output Ripple

图 28, 图 29, 和 图 30 显示 TPS7A10 在 3-V 输入电压下的输出纹波。




图 28. TPS7A10 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 1 mA)




图 29. TPS7A10 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 100 mA)




图 30. TPS7A10 Output Ripple ($V_{IN} = 3\text{ V}$, Load = 300 mA)

3.2.2.3.3 Noise Density

图 31 shows the noise density of the TPS7A10 across multiple load currents.




图 31. TPS7A10 Noise Density ($V_{in} = 3\text{ V}$)

3.2.2.3.4 Transient Response

图 32 和 图 33 显示 TPS7A10 对 10- μ A 到 50-mA 负载阶跃和 1-mA 到 200-mA 负载阶跃的瞬态响应，两者均在 3-V 输入电压和 1- μ sec 上升和下降时间下。瞬态响应不会随输入电压的变化而显著变化。




图 32. TPS7A10 负载瞬态响应 ($V_{IN} = 3\text{ V}$, 10- μ A 到 50-mA 负载阶跃)



图 33. TPS7A10 负载瞬态响应 ($V_{IN} = 3\text{ V}$, 1-mA 到 200-mA 负载阶跃)

3.2.2.3.5 Thermal Performance

图 34 显示了 TPS7A10 在 3-V 输入和 300-mA 负载电流下的热成像图。




图 34. TPS7A10 热性能 ($V_{IN} = 3\text{ V}$, Load = 300 mA)

3.2.2.3.6 Start-Up and Shutdown

图 35 显示了 TPS7A10 在 3-V 输入和 0-A 负载电流下的启动和关闭过程。



图 35. TPS7A10 启动和关闭 ($V_{IN} = 3\text{ V}$, Load = 0 A)

3.2.2.4 Circuit Comparison

This section compares the performance of each of the previous three configurations at a V_{IN} of 3 V.

3.2.2.4.1 Efficiency

图 36 shows the efficiency of the TIDA-01566 compared to the TPS62801 DC/DC converter and the TPS7A10 LDO, with a 3-V input voltage.




图 36. Efficiency Comparison ($V_{IN} = 3\text{ V}$)

3.2.2.4.2 Switching Quiescent Current (No-Load Input Current)

图 37 compares the no-load input current of each design over input voltage.




图 37. Switching Quiescent Current Comparison

3.2.2.4.3 Load Regulation

图 38 compares the load regulation of each design with a 3-V input voltage. The DC/DC has a higher output voltage at lower load currents, because the increased output voltage ripple averages up the DC output voltage.




图 38. Load Regulation Comparison

3.2.2.4.4 Line Regulation

图 39 compares the line regulation of each design at both 100- μ A and 300-mA load currents. The DC/DC has a higher output voltage at lower load currents, because the increased output voltage ripple averages up the DC output voltage.




图 39. Line Regulation Comparison

3.2.2.4.5 Output Ripple

表 2 compares the output ripple of the TIDA-01566 to the TPS62801 DC/DC converter and the TPS7A10 LDO at different load currents, with a 3-V input voltage. The output voltage ripple waveforms are shown in the preceding sections.

表 2. Output Ripple Comparison

	1 mA	100 mA	300 mA
TIDA-01566	< 1 mV	< 1 mV	< 1 mV
TPS62801	25 mV	10 mV	3 mV
TPS7A10	< 1 mV	< 1 mV	< 1 mV

3.2.2.4.6 Noise Density

图 40 compares the noise density of each design with a 10 mA load. The LDO reduces the noise of the DC/DC by its PSRR.




图 40. Noise Density Comparison ($V_{in} = 3\text{ V}$, Load = 10 mA)

3.2.2.4.7 Spurious Noise

图 41, 图 42, 和 图 43 显示每个设计在 10 mA, 100 mA, 和 300 mA, 分别的。LDO 减少了 DC/DC 的噪声通过其 PSRR。




图 41. Spurious Noise Comparison ($V_{in} = 3\text{ V}$, Load = 10 mA)




图 42. Spurious Noise Comparison ($V_{in} = 3\text{ V}$, Load = 100 mA)




图 43. Spurious Noise Comparison ($V_{in} = 3\text{ V}$, Load = 300 mA)

3.2.2.4.8 Transient Response

表 3 compares the transient response of the TIDA-01566 to the TPS62801 DC/DC converter and the TPS7A10 LDO, with a 3-V input voltage and 1- μ sec rise and fall times. Transient response does not change significantly with changes in input voltage.

表 3. Transient response Comparison

	Transient Response: 10- μ A to 50-mA Step		Transient Response: 1-mA to 200-mA Step	
	Rising Load	Falling Load	Rising Load	Falling Load
TIDA-01566	81 mV	31 mV	91 mV	61 mV
TPS62801	76 mV	23 mV	65 mV	21 mV
TPS7A10	84 mV	28 mV	94 mV	52 mV

3.2.2.4.9 Thermal Performance

表 4 compares the thermal performance of the TIDA-01566 to the TPS62801 DC/DC converter and the TPS7A10 LDO. Each design is run with a 3-V input and 300-mA load current for 20 minutes.

表 4. Thermal Performance Comparison

	Temperature ($^{\circ}$ C)
TIDA-01566	33.8
TPS62801	30.5
TPS7A10	66.6

3.2.2.4.10 Solution Size

The solution sizes for the TIDA-01566, TPS62801 DC/DC converter, and the TPS7A10 LDO are shown in the list below. These solution sizes include the passive components required for each circuit. The TPS7A10 shares two capacitors that are included in the TPS62801's solution size and not included in the TPS7A10's solution size. These two capacitors are shaded by both red and blue in 图 44. The resistor used to set the TPS62801's output voltage is shaded in a hatched red color, because it is not required for certain TPS6280x device versions which support the desired output voltage without this resistor at the VSEL/MODE pin. 图 44 shows a picture of the physical circuit with measurements.

- TIDA-01566: 8.5 mm²
- TPS62801: 5.5 mm²
- TPS7A10: 3 mm²




图 44. TIDA-01566 Solution Size

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01566](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01566](#).

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01566](#).

4.4 Gerber Files

To download the Gerber files, see the design files at [TIDA-01566](#).

4.5 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01566](#).

5 Related Documentation

1. Texas Instruments, [TPS6280x 1.8-V to 5.5-V, 1-A, 2.3- \$\mu\$ A \$I_Q\$ Step Down Converter in a 6-Pin, 0.35-mm Pitch WCSP Package Data Sheet](#)
2. Texas Instruments, [TPS7A10 300-mA, Low-VIN, Low-VOUT, Ultra-Low-Dropout Regulator Data Sheet](#)
3. Texas Instruments, [TPS7A05 1- \$\mu\$ A \$I_Q\$, 200-mA, Ultralow \$I_Q\$ LDO in a 1-mm \$\times\$ 1-mm Package Data Sheet](#)
4. Texas Instruments, [Accurately measuring efficiency of ultralow- \$I_Q\$ devices Technical Brief](#)
5. Texas Instruments, [Performing Accurate PFM Mode Efficiency Measurements Application Report](#)

5.1 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司