



## 说明

此参考设计采用 TPS53681 多相控制器和 CSD95490Q5MC 智能功率级, 可实现为 Xilinx™ Viretex Ultrascale+ FPGA 的 0.85V、200A VCCINT 轨供电的高性能设计。该控制器的次级输出可用于为 FPGA 的辅助轨供电。智能功率级和集成 PMBus™ 便于轻松设置输出电压和遥测关键设计参数。此设计允许对电源进行配置、VID 调整和补偿调整, 并可监控输入和输出电压、电流、功率和温度。TI 的 Fusion Digital Power™ 设计器可用于系统编程、监控、验证和特征评定。

## 资源

<a href="#">TIDA-050020</a>	设计文件夹
<a href="#">TPS53681</a>	产品文件夹
<a href="#">CSD95490Q5MC</a>	产品文件夹
<a href="#">Fusion Digital Power 设计器</a>	工具文件夹
<a href="#">TPS53681EVM-002</a>	工具文件夹

## 特性



- 六相设计适合高功率主 FPGA 内核轨
- D-CAP+ 调制器可实现出色的电流共享能力和瞬态响应
- 兼容 PMBus, 可实现输出电压设置以及  $V_{IN}$ 、 $V_{OUT}$ 、 $I_{OUT}$  和温度遥测
- 用于独立跟踪热性能的双轨温度监控
- 通过 PMBus 实现完整补偿调优
- 在  $V_{OUT} = 0.85V$  (额定) 时, VCCINT 轨的峰值效率可达 92%

## 应用

- [硬件加速卡](#)
- [数据中心交换机](#)
- [校园网交换机和分支交换机](#)



咨询我们的 E2E™ 专家



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

## 1 System Description

This is a power-dense, high-performance design targeted at powering Xilinx Ultrascale+ FPGAs commonly found in demanding datcenter switches and hardware accelerator card applications. These processors require excellent thermal performance, efficiency, and a fast transient response from their voltage regulators while also requiring on-the-fly optimization through PMBus. This design meets all the criteria with a simple thermal solution and minimal number of output capacitors despite an extremely tight regulation window thanks to the performance of TI's D-CAP+ modulator. The dual-output multiphase controller and TI's proprietary smart power stages allow for an integrated design, which, when compared to more traditional discrete designs, eliminates a number of passive components and reduces the printed-circuit board (PCB) layout area.

### 1.1 Key System Specifications


表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input supply	12 V, $\pm 5\%$
AC+DC tolerance	$\pm 2\%$
Output voltage	0.72 V, 0.85 V (nominal), 0.90 V
Maximim output current	200 A
DC load line	n/a
Maximim load step	100 A at 100 A/ $\mu$ s
Switching frequency	500 kHz
Number of phases	6
C <sub>OUT, Bulk</sub>	17 x 470 $\mu$ F, 2V, 3m $\Omega$
C <sub>OUT, MLCC</sub>	30 x 100 $\mu$ F, 4V, X5R, 1206

## 2 System Overview

### 2.1 Block Diagram

图 1. TIDA-050020 Block Diagram



### 2.2 Highlighted Products

#### 2.2.1 TPS53681 - Dual-Channel (6-Phase + 2-Phase) or (5-Phase + 3-Phase) D-CAP+™ Step-Down Multiphase Controller with NVM and PMBus™

- Easily configurable for a wide range of dual-output voltage scenarios
- Programmable loop compensation through PMBus
- Configurable with non-volatile memory (NVM) for low external component counts
- Dynamic phase shedding with programmable current threshold for optimizing efficiency at light and heavy loads
- PMBus system interface for telemetry of voltage, current, power, temperature, and fault conditions
- Dual-rail temperature monitoring
- 5-mm × 5-mm, 40-pin, QFN PowerPad™ package

#### 2.2.2 CSD95490Q5MC - 75-A Synchronous Buck NexFET™ Power Stage With DualCool™ Packaging

- 75-A continuous current capability
- 95% system efficiency at 25 A
- Up to 1.25-MHz switching frequencies supported
- Temperature-compensated bidirectional current sense signal
- Analog temperature output and fault monitoring
- High-density, low-inductance, SON 5-mm × 6-mm package

## 2.3 System Design Theory

The D-CAP+ modulator of the TPS53681 controller is integral to the high-performance of this reference design. This modulator allows the control loop to remain stable over a wide range of operating conditions as its transfer function is insensitive to variations in input voltage, load current, and phase number. A phase margin of  $81.6^\circ$  was measured for the  $V_{CCINT}$  rail with a crossover frequency of 99.5 kHz. Placing the unity gain frequency higher than 1/10 the switching frequency allows for a faster transient response. This faster transient response allows  $V_{OUT}$  to remain within its regulation limits during large load steps, such as the 100-A step specified by Xilinx. The output maintains stability even as the load current duty cycle and frequency vary. A faster transient response directly reduces the number of output capacitors required as compared to older regulation topologies such as peak current mode and voltage mode control.

Loop compensation can be adjusted easily using the PMBus interface through TI's Fusion Graphical User Interface (GUI). The GUI allows the user to tune the design for a wide range of output filters, including using all ceramic output capacitors, in case the design requirements change. At high load currents, the D-CAP+ modulator can maintain an even balance of all phase currents to avoid thermally stressing or damaging either the field-effect transistors (FETs), inductors, or FPGA while maintaining tight output voltage regulation.

The CSD95490Q5MC smart power stage features an optimized driver-FET solution in a thermally-efficient package which provides high efficiency up to 75 A of DC load current. The design process for the thermal solution becomes much simpler than using less efficient power stages or discrete FETs. The lower switching and conduction losses lead to higher efficiency and thus excellent thermal performance. The excellent thermal performance allows for smaller heat sink requirements and less airflow to be implemented in the final system design. Integrated temperature and fault monitoring from the power stage to the TPS53681 controller allows for operational telemetry, debug, validation, and configuration of the design through PMBus. On-chip, temperature compensated, bidirectional current sensing offers increased accuracy over operational corners compared to older, potentially uncompensated, DCR sense methods.

The regulator layout and output capacitor selection for this design received special consideration. Common bulk capacitors with 6 m $\Omega$  or 9 m $\Omega$  ESR values do not meet the tight regulation tolerances for this design during transient events. Instead 3-m $\Omega$  capacitors ensure a low-output impedance and specification compliance while maintaining a reasonable component count..

These bulk capacitors, along with additional ceramic capacitors, are placed as close as possible (within 2 to 3 inches) to the load to maintain minimal board impedance and optimal performance. This layout also includes wide output and ground planes on multiple PCB layers to help minimize board parasitics. With no DC load line and a  $\pm 2\%$  tolerance on  $V_{OUT}$  every millivolt matters. Proper layout and component selection becomes even more of a priority for these types of high-performance designs.



### 3 Hardware, Software, and Test Results

#### 3.1 Required Hardware and Software

##### 3.1.1 Hardware

The hardware requirements for this design are the same as those listed in the [TPS53681 EVM User Guide](#) on page 12.

##### 3.1.2 Software

This design uses TI's [Digital Fusion Power Designer software](#).

#### 3.2 Testing and Results


##### 3.2.1 Test Setup

The setup for testing this design follows the guidelines set forth in the [TPS53681 EVM User Guide](#).

##### 3.2.2 Test Results

###### 3.2.2.1 Efficiency and Power Loss

Efficiency and loss curves were measured, with inductor and 5-V loss included, for the nominal, minimum, and maximum output voltages. Due to dropout limitations with the electronic load, 200-A could not be achieved at output voltages of 0.72 V and 0.85V, so the results show only up to the maximum load that was sustained at each voltage.



OUTPUT VOLTAGE (V)	PEAK EFFICIENCY AND POWER LOSS	MAXIMUM CURRENT EFFICIENCY AND POWER LOSS
0.72	91.1%, 1.1 W @ 15 A	89.3%, 15.3W @ 175A
0.85	91.9%, 1.1 W @ 15 A	90.2%, 18.0W @ 193A
0.92	92.3%, 7.6 W @ 100 A	90.6%, 18.8W @ 200A

### 3.2.2.2 Steady-State Regulation and DC Accuracy

The output voltage was tested for steady-state stability across the entire load range without recording any failures or anomalies. DC ripple remained within the design targets and the measured switching frequency was within the data sheet limits.




图 4. Steady State





图 5. Steady State

表 2. DC Ripple and Switching Frequency

VCCINT RAIL OUTPUT VOLTAGE(V)	OUTPUT CURRENT (A)	OUTPUT RIPPLE (mVpp)	SWITCHING FREQUENCY (f <sub>sw</sub> ) (kHz)	
			PHASE 1	PHASE 6
0.85	100	3.49	507	513
	200	3.66	508	521




Nominal, minimum, and maximum, the DC accuracy remained within ±0.05% of the desired voltage across the entire load range.

图 6. VCCINT DC Accuracy

### 3.2.2.3 Switch Node Ringing

Switch node ringing of this design was checked to ensure long term robustness. Ringing above or below the CSD95490Q5MC datasheet limits could damage the power MOSFETs inside the power stage over time. Eventually, performance would decline and complete failure is possible.




Over the full load range, the ringing on the rising and falling edge of the switch nodes was observed to be within the Absolute Maximum Ratings of the power stage datasheet without the use of a boot resistor or snubber on each phase. Only a small 0402 sized 4700 pF input decoupling capacitor was placed close to the  $V_{IN}$  pins of each power stage to help reduce ringing. However, switch node ringing is highly dependent on PCB layout and so placeholders for boot resistors and snubbers are recommended for every design in case differences between the end application board and the board used for these measurements increases ringing.

LOAD CURRENT (A)	HIGH-SIDE RINGING (V)	LOW-SIDE RINGING (V)
0	14.0	-1.0
100	17.2	-1.2
200	17.6	-2.2
CSD95490Q5MC 10-ns limits	23.0	-7.0


### 3.2.2.4 Transient Response

A load transient circuit placed on the board close to the output of the VCCINT rail was used to generate the 100-A step at the slew rate of 100A/ $\mu$ s. The single-step response showed little to no undershoot and the overshoot was less than the allowable 17 mV.




Transient 0 A to 100 A Duty Cycle = 10%

图 10. Overall Transient Response



Transient 0 A to 100 A Duty Cycle = 10%


图 11. Undershoot Transient



Transient 0 A to 100 A Duty Cycle = 10%


图 12. Transient Overshoot

The output voltage remained stable as the load duty cycle sweeps from 5% to 80%. Minimal undershoot was measured and the overshoot was less than 17 mV. While the transient circuit was able to hit the quick slew rate, it could not handle load frequencies above 150 kHz and so a beat frequency check at 500 kHz could not be performed. However, 图 13 shows no instabilities as the frequency of the load step rises to 150 kHz.



Transient from 0 A to 100 A      Duty cycle from 5% to 80%


图 13. Transient



Transient from 0 A to 100 A      Load frequency 10 kHz to 150 kHz


图 14. Transient and Load Frequency Change

Identical results occur when a 100 A to 200 A load step is applied to the regulator output. The peak-to-peak excursions, overshoot, and undershoot all remain within the allowable  $\pm 2\%$  window.




Transient from 100 A to 200 A      Duty cycle = 10%

图 15. Transient Overall Response



Transient from 100 A to 200 A      Duty cycle = 10%

图 16. Transient Undershoot



Transient from 100 A to 200 A      Duty cycle = 10%

图 17. Transient Overshoot

### 3.2.2.5 Additional Small Signal Stability Testing

Because high frequency transients can not be generated for this design, a network analyzer is used generate a Bode plot of the loop transfer function and confirm the stability of the regulator. 图 18 shows a unity gain frequency of 99.5 kHz with a phase margin of 81.6°, indicating good stability with plenty of margin.





图 18. VCCINT Bode Plot at 100 A

### 3.2.2.6 Thermal Performance

The thermal performance of the VCCINT rail is tested for 50 A, 100 A, 150 A, and 200 A loads at the nominal output voltage. The ambient temperature is 22°C for each test case and the design was allowed to soak for 5 minutes under load to reach thermal equilibrium. Airflow across the boards is 200 LFM.



### 3.2.2.7 Output Voltage Probing Techniques

Due to the tight output voltage tolerances associated with this application, standard passive and differential probes do not suffice when validating the design. Instead, solder a cut down coaxial cable from the oscilloscope BNC input directly across either an output capacitor near the feedback line sense point, or the feedback lines. (see 图 23). This procedure yields a much clearer of the output voltage on the oscilloscope when measuring DC ripple and confirming transient response.






图 23. Proper BNC Cable Placement on  $V_{out}$

To show the impact that probe type can make, 图 24 shows a direct connection with a BNC cable compared with passive and differential probes as a load transient is applied to the design.

Using a passive probe (blue trace) slows down the response when compared to the BNC probe by misrepresenting the overshoot upon load release. At the same time, the ringback after the load step is over exaggerated and there is more noise during the steady state portion of the waveform. With this waveform, a designer might incorrectly assume compensation is an issue and make changes that could hurt loop stability while also undersizing the value of output capacitance ( $C_{OUT}$ ).

Probing the output voltage ( $V_{OUT}$ ) with a differential probe instead (magenta trace) shows significantly more noise than the BNC probe which falsely reports a peak-to-peak excursion that is 6.4 mV higher than the true value. Using this probing technique, significantly more output capacitance would be needed to keep  $V_{OUT}$  within the specification range, if it is even possible. The noise injection from the differential probe might simply be too high, making a passing result unobtainable given the tight tolerances required.




图 24. Probe Comparison Results

Probe Method	Transient Peak-to-Peak Voltage Swing ( $\pm 17\text{mV}$ Target)
BNC	19.00mV
Differential	25.40mV
Passive	18.17mV



## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-050020](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-050020](#).

### 4.3 PCB Layout Recommendations

Follow all the layout instructions as specified in the respective data sheet for each part when laying out a design using the TPS53681 controller and CSD95490 smart power stage. Some other guidelines to consider include:

- Use an identical layout for all six phases on the core rail to ensure optimal current balancing and thermal performance between phases.
- Route noisy traces such as pulse-width modulation (PWM) and the PMBus lines on a separate layer than the sensitive analog sense lines such as VSP, VSN, CSP, VREF, and so forth.
- Use quality decoupling capacitors for both the input and output sides of the regulator to obtain the maximum performance possible with respect to DC ripple and transient response. Ceramic capacitors must be rated to at least 16 V for input decoupling and 2 V for output decoupling with a dielectric rating of X5R or better.
- Ensure that the  $V_{OUT}$  and GND nodes are routed on multiple layers of copper and connected with enough vias to handle the current requirements for the best thermal performance. Following this guideline allows for a maximum amount of heat to flow out of the power stages and inductors into the board.
- Place output capacitors as close as possible to the load to ensure the least amount of board parasitics and optimal transient performance.

#### 4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-050020](#).

### 4.4 Altium Project

To download the Altium Designer® project files, see the design files at [TIDA-050020](#).

### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-050020](#).

### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-050020](#).

## 5 Software Files

To download the Fusion Digital Power Designer Software, go to the [product page](#) on TI's website.

## 6 Related Documentation

1. Texas Instruments, [TPS53681 Dual-Channel \(6-Phase + 2-Phase\) or \(5-Phase + 3-Phase\) D-CAP+™](#)

[Step-Down Multiphase Controller with NVM and PMBus™ Datasheet](#)

2. Texas Instruments, [CSD95490Q5MC Synchronous Buck NexFET™ Smart Power Stage Datasheet](#)
3. Texas Instruments, [Using the TPS53681EVM-002, Dual Multiphase DC-DC Step-Down Analog Controller with PMBus™ Interface, User Guide](#)

## 6.1 商标

E2E is a trademark of Texas Instruments.

Altium Designer is a registered trademark of Altium LLC or its affiliated companies.

适用 is a trademark of SMIT, Inc..

Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+, Ultrascale+ are trademarks of Xilinx.

Xilinx is a registered trademark of Xilinx.

All other trademarks are the property of their respective owners.

## 6.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 7 About the Author

**Carmen Parisi** is a Senior Applications Engineer working in the Multiphase and Control Solutions (MCS) group at TI developing reference designs and application notes. He has seven years of experience in power electronics working on mobile, desktop, and server  $V_{\text{CORE}}$  applications; battery chargers; and system PMICs. Carmen earned a combined BS/MS degree in electrical engineering from the Rochester Institute of Technology.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司