

# 设计指南: TIDA-010052 适用于电机驱动的安全电源参考设计



## 说明

此参考设计提供了一款安全电源，该电源能为采用双 MCU 架构的微控制器上电。TIDA-010052 具有多项保护特性，包括过压保护和短路保护，可防止 MCU 损坏。直流/直流转换器 LMR36520 和 LMR36015 可将 5V 和 12V 电压轨转换为 3.3V，分别由 TPS3703 和 TPS3702 电压监控器进行监控。

## 资源

<a href="#">TIDA-010052</a>	设计文件夹
<a href="#">TPS2660</a>	产品文件夹
<a href="#">LMR36520</a>	产品文件夹
<a href="#">TPS3703-Q1</a>	产品文件夹
<a href="#">TPS7A16</a>	产品文件夹
<a href="#">LMR36015</a>	产品文件夹
<a href="#">TPS3702</a>	产品文件夹
<a href="#">TPS2400</a>	产品文件夹
<a href="#">TLV6002</a>	产品文件夹

## 特性



- 为 3.3V 电压轨提供过流、过压和短路保护，可为 MCU 上电
- 电源输入保护，防止出现高达 60V 的过压
- 小外形尺寸，适用于空间关键型应用
- 经过优化且具有集成开关的同步降压直流/直流转换器，可实现高于 90% 的效率和紧凑的尺寸

## 应用

- 电机驱动器
- 电梯主控板



[Search Our E2E™ support forums](#)




该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

## 1 System Description

Motor drive systems are widely used in a range of industrial applications including robots, machine tools, process lines, fan control, and so forth. Safe operation of machinery is a major concern in a factory setting to prevent casualty to human personnel and destruction of machines during fault conditions, as well as for reducing factory downtime. A typical motor drive system consists of a control module, communication module, power stage, and input/output module. The control module performs the signal processing and overall command algorithm using single or multiple MCUs based on the complexity of the drive. A two-MCU architecture becomes particularly significant in safety-critical applications where the MCUs are installed in a lockstep configuration. These two MCUs must be powered from two separate supplies so as to increase reliability. This reference design implements two redundant power supplies for powering the MCUs as shown in [图 1](#). The two power rails are generated using different architectures to reduce the chances of failure in the two paths. A voltage monitor circuit is used to protect the circuit in case of an overvoltage condition. Both of the inputs can withstand up to 60 V, and each rail is protected against an overvoltage, overcurrent, and short circuit condition.

图 1. System Block Diagram



## 1.1 Key System Specifications

The key system specifications are highlighted in 表 1.

表 1. Key System Specifications


PARAMETER	TYPICAL VALUE
Power supply A	
Input voltage, VIN	5 V
Output voltage, VOUT	3.3 V
Input UVLO	4.2 V
Output current	1 A
Input overvoltage protection	up to 60 V
Switching frequency	400 kHz
Protection	Short circuit protection, overvoltage protection, thermal protection, overcurrent protection
Power supply B	
Input voltage, VIN	12 V
Output voltage, VOUT	3.3 V
Input UVLO	4.2 V
Output current	1 A
Input overvoltage protection	up to 60 V
Switching frequency	400 kHz
Protection	Short circuit protection, overvoltage protection, thermal protection, overcurrent protection

## 2 System Overview

### 2.1 Block Diagram

图 2 shows the block diagram of the TIDA-010052.

图 2. TIDA-010052 Block Diagram



Power rail A performs input current limit, inrush current control, overcurrent, and thermal protections using a 5-V input and the TPS26600 eFuse. Together with the TLV6002 operational amplifier (op amp) and the TPS3703J voltage monitor, the 3.3-V output voltage rail is monitored for overvoltage protection. The LMR36520 DC/DC regulates output to 3.3 V and has integrated overcurrent and thermal protections. Power rail B takes a 12-V input and converts it to 3.3 V using the LMR36015. The TPS2400 switch controller and TPS3702 overvoltage monitor together disconnect rail B in case of overvoltage.


## 2.2 Highlighted Products

This reference design features the following devices, selected based on their specifications and relevance for this design. For more information on each of these devices, see their respective product folders at TI.com.

### 2.2.1 TPS26600

图 3 shows the block diagram of the TPS26600. It is a compact, feature-rich, high-voltage eFuse with a full suite of protection features. The TPS26600 integrates overcurrent, output slew rate, overvoltage, and undervoltage protections, which enable load, source, and device protections. An integrated back-to-back FET provides reverse blocking features. In a current-limiting status, the TPS26600 offers different protection modes including circuit breaker, latch off, and auto-retry. The device supports shutdown pin, fault, and precise current-monitor output.


图 3. TPS26600 Block Diagram



### 2.2.2 LMR36015

图 4 shows the block diagram of the LMR36015. This regulator is an easy-to-use, synchronous, step-down DC/DC converter. With integrated high-side and low-side power MOSFETs, up to 1.5 A of output current is delivered over a wide input voltage range of 4.2 V to 60 V. The LMR36015 uses peak-current-mode control to provide optimal efficiency and output voltage accuracy. Load transient performance is improved with the FPWM feature in the 1-MHz regulator. The device requires few external components and has a pinout designed for simple PCB layout. The small solution size and feature set of the LMR36015 are designed to simplify implementation.

图 4. LMR36015 Block Diagram




Copyright © 2017, Texas Instruments Incorporated

### 2.2.3 TPS3703

图 5 显示了 TPS3703 的块图。TPS3703 器件是业界最小的 6 引脚 DSE 封装中的集成过电压 (OV) 和欠电压 (UV) 监视器或复位 IC。这种高精度的电压监视器非常适合在低电压供电轨上运行且具有窄容差供电的系统。电容时间 (CT) 引脚用于选择每个器件设计中的两个可用复位时间延迟，并通过连接电容器来调整复位时间延迟。该器件可以配置为在 OV/UV 状态下自动恢复和锁存模式。


图 5. TPS3703 Block Diagram



### 2.2.4 TPS7A16

图 6 显示了 TPS7A16 的块图。TPS7A16 超低压、低压差电压调节器家族提供超低压静态电流、高输入电压和小型化、高性能封装的优势。TPS7A16 家族集成了与 CMOS 逻辑兼容的使能引脚 (EN) 和具有用户可编程延迟的电源好引脚 (PG)。TPS7A16 可以在电压瞬态期间保持稳压。


图 6. TPS7A16 Block Diagram



### 2.2.5 TPS2400


图 7 显示了 TPS2400 的块图。TPS2400 过电压保护控制器与外部 MOSFET 一起使用，可将敏感电子设备与破坏性电压尖峰和浪涌隔离。内部电路包括电荷泵、带隙参考振荡器和齐纳二极管。

图 7. TPS2400 Block Diagram



### 2.2.6 TPS3702

图 8 显示了 TPS3702 的块图。TPS3702 是一种集成过电压和欠电压窗口比较器，封装在小型 SOT-6 封装中。低阈值迟滞选项为 0.55% 和 1.0%，可防止在正常操作范围内监测电压供应时产生错误的复位信号。内部抗干扰能力和噪声滤波器可进一步消除由错误信号引起的复位。SET 引脚用于选择每个设备设计的两个可用阈值电压。该设备具有典型的静态电流规格为 7 μA。

**图 8. TPS3702 Block Diagram**


### 2.2.7 TLV6002

The TLV600x family of single-channel and dual-channel operational amplifiers is specifically designed for general-purpose applications. Featuring rail-to-rail input and output (RRIO) swings, low quiescent current (75  $\mu\text{A}$ , typical), wide bandwidth (1 MHz) and low noise (28  $\text{nV}/\sqrt{\text{Hz}}$  at 1 kHz), this family is attractive for a variety of general-purpose applications that require a balance between cost and performance. The low-input-bias current ( $\pm 1$  pA, typical) enables the TLV600x-Q1 to be used in applications with megaohm source impedances. The devices are optimized for operation at voltages as low as 1.8 V ( $\pm 0.9$  V) and up to 5.5 V ( $\pm 2.75$  V), and are specified over the extended temperature range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .



## 2.3 System Design Theory

This reference design generates two independent 3.3-V power rails. Each of the subsystem modules in the design are explained in the subsequent sections.

### 2.3.1 Design Theory of Power Rail A

#### 2.3.1.1 eFuse Circuit Design - TPS26600

图 9. Schematic of the TPS26600




图 9 shows the block diagram of the TPS26600. The TPS26600 is used for input current limiting, input overvoltage protection, and output slew rate control. The SHDN pin of the TPS26600 is used to shut down power rail A in case of overvoltage of the 3.3-V rail. To limit the input current and inrush current, a programmable resistor must be determined properly. 15.4kΩ selected for 0.8-A current limiting is used as shown in 公式 1.

$$R_{ILIM} = \frac{12}{I_{OL}} = \frac{12}{0.8A} = 15 \text{ k}\Omega$$

where

- $I_{OL}$  is the overload current limit in Ampere
- $R_{ILIM}$  is the current limit programmable resistor in kΩ

The dVdT pin can be set to program the output ramp rate with a proper capacitor. For a 40-ms start up time, the required capacitor should be 1µF as shown in 公式 2. The inrush current can be determined by 公式 3.

$$C_{dVdT} = \frac{t_{(dVdT)}}{8 \times 10^3 \times V_{IN}} = \frac{40 \times 10^{-3} \text{ s}}{8 \times 10^3 \times 5 \text{ V}} = 1 \mu\text{F}$$

$$I_{(INRUSH)} = C_{OUT} \times \frac{V_{IN}}{t_{dVdT}} = 4.7 \mu\text{F} \times \frac{5 \text{ V}}{40 \text{ ms}} = 0.58 \text{ mA}$$


The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network in R22, R23, and R25. The values required for setting the ULVO and overvoltage are calculated using 公式 4 and 公式 5. By setting R25 to 30 kΩ, the calculated values of R22 and R23 are 40 kΩ and 105 kΩ .

$$V_{(OVPR)} = \frac{R_{25}}{R_{22} + R_{23} + R_{25}} \times V_{(OV)} \tag{4}$$

$$V_{(OVPR)} = \frac{R_{23} + R_{25}}{R_{22} + R_{23} + R_{25}} \times V_{(UV)} \tag{5}$$

### 2.3.1.2 DC/DC Design - LMR36520

图 10. Schematic of the LMR36520



The LMR36520 is a 65-V, 2-A DC/DC converter. 图 10 shows the schematic of the LMR36520. The main parameters are shown in 表 2.

表 2. TPS36520 Design Parameters

INPUT VOLTAGE	OUTPUT VOLTAGE	OUTPUT CURRENT	SWITCHING FREQUENCY
5 V	3.3 V	1 A	400 kHz

The ripple current coefficient is chosen as 30%. Accordingly, the inductor value can be calculated from 公式 6. An inductor value of 10 uH is selected accordingly.

$$L = \frac{(V_{IN} - V_{OUT}) V_{OUT}}{f_{SW} K I_{OUT} V_{IN}} = \frac{(5 V - 3.3 V) \times 3.3 V}{400 \times 10^3 \text{Hz} \times 0.3 \times 1 A \times 5 V} = 9.3 \mu\text{H} \tag{6}$$

The output filter capacitor can be calculated by the ripple voltage, which is caused by the ripple current. To limit the voltage ripple to 30 mV, a capacitor above 50 uF is used as calculated by 公式 7. Three capacitors of 22 uF each are used at the output.

$$C > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 0.09 A}{400 \times 10^3 \times 20 \times 10^{-3}} = 46 \mu\text{F} \tag{7}$$


The internal reference is set as 1.2 V for the LMR36520. The feedback resistors that generate an output voltage of 3.3 V can be calculated using 公式 8. R23 and R24 are calculated as 43.2 kΩ and 100 kΩ respectively.

$$V_{OUT} = V_{REF} \frac{R_{24} + R_{33}}{R_{33}} \tag{8}$$

### 2.3.1.3 Linear Voltage Regulator - TPS7A1633

The TPS7A1633 is used to power the voltage monitor TPS3703 as shown in 图 11 . The TPS7A1633 is capable of withstanding 60 V at the input, therefore no external overvoltage protection is implemented in the circuit.


图 11. Schematic of the TPS7A1633



### 2.3.1.4 Voltage Monitor Circuit - TPS3703

The TPS3703 is used as a reset IC to power off power rail A in case of overvoltage. The TPS3703 can set the overvoltage threshold without a divider resistor, so the SENSE pin can be connected to monitor the 3.3-V rail directly. The schematic of the TPS3703 is shown in 图 12.


图 12. Schematic of the TPS3703



The TPS3703 features two options of RESET signal, including auto recovery mode and latch mode, when overvoltage happens. In auto recovery mode, the RESET goes low when overvoltage happens and can return to normal in case overvoltage disappears. In latch mode, the RESET is pulled low once overvoltage happens regardless of the SENSE pin status. The TPS3703 is set to operate in latch mode because power rail A should remain turned off once it goes abnormal.


For latch mode connection, a pull down resistor on the CT pin is recommended as shown in 图 13.

图 13. Latch Mode of the TPS3703




For operating the device in latch mode, an initial pulse should be given at the CT pin at start up to ensure the device is unlatched. The specifications of the desired initial pulse are highlighted in 图 14. A pulse generator circuit, discussed in the following section, uses the TLV6002 to generate this pulse when the circuit powers up.

图 14. Pulse to Initially Unlatch the TPS3703



### 2.3.1.5 Pulse Generator Circuit - TLV6002

To generate pulse for unlatching the TPS3703, a pulse generator circuit is designed as shown in 图 15. Opamp1 produces the rising edge of the pulse with programmable delay implemented by R38 and C25 as shown in 公式 9. Opamp2 produces the falling edge of the pulse using R42 and R43 as shown in 公式 10.




$$t_1 = R_{38} C_{25} = 10 \times 10^3 \times 1 \times 10^{-6} = 10 \text{ ms} \quad (9)$$

$$t_2 = R_{41} C_{37} = 100 \times 10^3 \times 1 \times 10^{-6} = 100 \text{ ms} \quad (10)$$

The filter capacitor can be calculated by the ripple voltage, which is caused by the ripple.

图 16. Schematic of the Pulse Generator Circuit



## 2.3.2 Design Theory of Power Rail B

### 2.3.2.1 DC/DC Design - LMR36015


The LMR36015 is used to convert 12 V to 3.3 V with 1-A output current. For the DC/DC converter, the inductor and capacitor must be carefully selected to meet the output current rating and voltage ripple. The main parameters are shown in 表 3.

表 3. TPS36015 Design Parameters

INPUT VOLTAGE	OUTPUT VOLTAGE	OUTPUT CURRENT	SWITCHING FREQUENCY
12 V	3.3 V	1 A	400 kHz

图 17 shows the schematic of the LMR36015.

图 17. Schematic of the LMR36015



The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current. A ripple current coefficient of 40% was chosen to balance the ripple and inductance. 公式 11 is used to determine the value of inductance. The constant, K, is the percentage of inductor current ripple. For this application, 10 uH is recommended.

$$L = \frac{(V_{IN} - V_{OUT}) V_{OUT}}{f_{SW} K I_{OUT} V_{IN}} = \frac{(12 \text{ V} - 3.3 \text{ V}) \times 3.3 \text{ V}}{1000 \times 10^3 \text{ Hz} \times 0.3 \times 1 \text{ A} \times 12 \text{ V}} = 8 \mu\text{H} \quad (11)$$

The filter capacitor can be calculated by the ripple voltage, which is caused by the ripple current. To limit the voltage ripple to 10 mV, a capacitor above 40 uF is required in 公式 12. Two capacitors of 22 uF each were selected at the output.

$$C > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 0.2 \text{ A}}{1000 \times 10^3 \text{ Hz} \times 10 \times 10^{-3}} = 40 \mu\text{F} \quad (12)$$


With a 1.2-V internal reference, R9 and R8 are calculated as 43.2k and 100k using 公式 13.

$$V_{OUT} = V_{REF} \frac{R_8 + R_9}{R_9} \quad (13)$$

### 2.3.2.2 Overvoltage Monitor Circuit - TPS3702 and TPS2400

In coordination with the voltage monitor circuit of the TPS3702, the TPS2400 switch controller can turn off the FET, Q1, in case of an overvoltage. The TPS2400 has an integrated charge pump circuit which provides 5 uA to turn on the gate of Q1 during normal operation. In case of overvoltage, the OUTB pin of the TPS3702 is pulled low and diode D6 discharges the gate of Q1 and turns off power supply B. The schematic is shown in 图 18.

图 18. Schematic of the Overvoltage Monitor Circuit




The equivalent circuit under normal and overvoltage condition can be represented as shown in 图 19. R10 must be selected, noting the minimum threshold voltage of Q1 (2.8 V). R10 is chosen as 150 kΩ based on 公式 14, where,  $I_{source}$  is the maximum current driven from the gate pin of the TPS2400. The gate pin can source a minimum of 3 uA to charge the gate of Q1 during normal operation. To maintain the  $V_{gs}$  of 6 V for low  $R_{ds-on}$  operation of Q1, the gate voltage should be 9.3 V (as the source will be at 3.3 V under normal operation). The value of R14 is calculated as 2000 kΩ using 公式 15.

$$R10 < \frac{V_{g\_off} - 0.2 V}{I_{max}} = \frac{1.8 V - 0.2 V}{10 \mu A} = 160 k\Omega \quad (14)$$

$$R10 + R14 > \frac{V_{g\_on} - 0.2 V - 3.3 V}{I_{min}} = \frac{9.3 V - 0.2 V - 3.3 V}{3 \mu A} = 1933 k\Omega \quad (15)$$

图 19. Equivalent Circuit for Overvoltage Monitoring



### 3 Hardware, Testing Requirements, and Test Results

#### 3.1 Required Hardware and Software

##### 3.1.1 Hardware

图 20 shows the top view of the TIDA-010052 board.

图 20. TIDA-010052 PCB



The TIDA-010052 board is very compact, with 45.00-mm × 35.00-mm dimensions. J2 is a 4-pin connector, which supplies 5-V and 12-V input voltages. J1 is the output connector, giving a 3.3-V power supply for external use respectively.



### 3.2 Testing and Results

#### 3.2.1 Normal Operation

图 21 shows the normal operation of rail A. Once the TIDA-010052 is powered on, a start pulse is generated at the CT pin, and the output rail goes up to 3.3 V without any overshoot.

图 22 shows the output of rail B. The rail provides a stable 3.3-V supply without overshoot.

图 21. Normal Operation of Rail A





图 22. Normal Operation of Rail B



#### 3.2.2 Load Transient Behavior

图 23 and 图 24 show the load transient of rail A and rail B, which is measured with 10% load to 90% load. The figures show that only a small amount overshoot/undershoot is caused by load transient.

图 23. Load Transient Behavior of Rail A With 10% Load to 90% Load







图 24. Load Transient Behavior of Rail B With 10% Load to 90% Load



### 3.2.3 Overvoltage Protection

As 图 25 and 图 26 show, overvoltage protection is implemented to shut down the power supply in case of overvoltage.

图 25. Overvoltage Protection of Rail A





图 26. Overvoltage Protection of Rail B



### 3.2.4 Short Circuit Protection

Power rail A and power rail B have integrated short circuit protection with cycle-by-cycle current limiting. 图 27 and 图 28 highlight the protection when short circuit occurs. There is no ring and oscillation in short circuit status.

图 27. Short Circuit Protection of Rail A






图 28. Short Circuit Protection of Rail B



### 3.2.5 Temperature Results

The thermal performance under full load is shown in 图 29. Power rail A and power rail B have a 1-A output. The maximum temperature point is 59.3°C with an environment temperature of 22°C.

图 29. Thermal Image of the Board



## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-010052](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-010052](#).

### 4.3 PCB Layout Recommendations

#### 4.3.1 Minimizing Area of Switching Loop

The PCB layout of the DC/DC converter is critical to the optimal performance of the design. A smaller loop means smaller leakage inductance, which causes smaller transient voltage at the switching joint. Smaller transient will lead to less EMI.

#### 4.3.2 Layout Prints

To download the layer plots, see the design files at [TIDA-010052](#).

### 4.4 Altium Project

To download the Altium Designer® project files, see the design files at [TIDA-010052](#).

### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-010052](#).

### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-010052](#).

## 5 Related Documentation

1. Texas Instruments, [TPS2660x 60-V, 2-A Industrial eFuse With Integrated Reverse Input Polarity Protection data sheet](#)

### 5.1 商标

E2E is a trademark of Texas Instruments.

Altium Designer is a registered trademark of Altium LLC or its affiliated companies.

All other trademarks are the property of their respective owners.

### 5.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 6 About the Author

**AISHWARYA BHATNAGAR** is a Field Application Engineer in China, who got his master degree of Electrical Engineering in Harbin Industrial University. During the rotation program in TI's Motor Drive team, he worked for the development of this reference design

**JIMMY ZHOU** is a Field Application Engineer in China, who got his master degree of Electrical Engineering in Harbin Industrial University. During the rotation program in TI's Motor Drive team, he worked for the development of this reference design

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司