

STACKUP TABLE:

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.80mil	3.5	
3	L1 TOP	Copper	1.60mil		
4	Dielectric 1	RO3003	5.00mil	3	
5	L2 GND	Copper	0.80mil		
6	Dielectric2	RO4450F	3.62mil	3.52	
7	L3 SIGNAL 1	Copper	0.60mil		
8	Dielectric3	RO4835 LOPRO	10.70mil	3.66	
9	L4 GND	Copper	0.60mil		
10	Dielectric4	370HR	8.02mil	4.02	
11	L5 SIGNAL 2	Copper	1.20mil		
12	Dielectric5	370HR	10.00mil	4.34	
13	L6 SIGNAL 3	Copper	0.60mil		
14	Dielectric6	370HR	4.52mil	4.06	
15	L7 GND	Copper	0.80mil		
16	Dielectric7	370HR	5.00mil	4.34	
17	L8 BOTTOM	Copper	1.60mil		
18	Bottom Solder	Solder Resist	0.80mil	3.5	
19	Bottom Overlay				

THIS IS AN IMPEDANCE CONTROLLED BOARD

NOTE:

1. EXTERNAL LAYER CU THICKNESS ARE FINISHED THICKNESS AFTER PLATING.

NOTES: UNLESS OTHERWISE SPECIFIED.


- ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
- THE SOLDER MASK IMAGES THAT ARE THE SAME SIZE AS THE COMPONENT PADS MAY BE ENLARGED AS PER THE MANUFACTURING CAPABILITIES BUT NOT BEYOND 0.08MM PER SIDE OR 0.15MM OVERALL. ALL OTHER SOLDER MASK IMAGES SHALL NOT BE MODIFIED.
- TRACE WIDTH SHOULD BE ACCURATELY ETCHED. MAX TOLERANCE +/- 1 MIL FOR ETCHING ACCURACY NEAR THE ANTENNA REFER "ANTENNA_ETCHING_REQUIREMENTS" DOCUMENT
- 5.9MIL VIA ONLY ON PAD SHOULD BE FILLED WITH CONDUCTIVE COPPER AND SURFACE SHOULD BE FLAT. FLATNESS TOLERANCE FOR VIA ON PADS: +0.000 /- 0.001 INCHES ON TOP SIDE.
- BACKDRILLING INFO: 12 MIL DRILL AND 24 MIL PAD NEED TO BE REMOVED FROM THE BOTTOM TO LAYER 4 USE 24MIL DRILL BIT FOR BACKDRILLING ABOVE MENTIONED DRILLS. VENDOR MUST CUT L4 AND MUST NOT CUT L3.
- PRINTED WIRING BOARD SHALL COMPLY WITH REQUIREMENTS OF ANSI/J-STD-003.
- BOW AND TWIST SHALL NOT EXCEED 0.7% OF LONGEST SIDE

IMPEDANCE TABLE

LAYER	TRACE WIDTH (mil)	TRACE SPACING (mil)	IMPEDANCE
1	10.5	-	50 OHM +/-10%
1	6.5	5.5	100 OHM +/-10%
3	5.1	-	50 OHM +/-10%
5	12	-	50 OHM +/-10%
6	6.9	-	50 OHM +/-10%
6	5	7	100 OHM +/-10%
8	7.75	-	50 OHM +/-10%
8	5.25	6.75	100 OHM +/-10%

Symbol	Count	Hole Size	Drill Layer Pair	Plated	Hole Tolerance(mil)
L	60	7.87mil (0.200mm)	L1 TOP - L8 BOTTOM	PTH	+0/-7.87
B	727	8.00mil (0.203mm)	L1 TOP - L8 BOTTOM	PTH	+0/-8
C	13	12.00mil (0.305mm)	L1 TOP - L8 BOTTOM	PTH	+0/-12
D	1522	12.20mil (0.310mm)	L1 TOP - L8 BOTTOM	PTH	+0/-12.2
E	8	39.37mil (1.000mm)	L1 TOP - L8 BOTTOM	PTH	+4/-0
F	8	40.00mil (1.016mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
G	8	47.24mil (1.200mm)	L1 TOP - L8 BOTTOM	PTH	+4/-0
H	6	70.87mil (1.800mm)	L1 TOP - L8 BOTTOM	PTH	+/-2
I	2	118.11mil (3.000mm)	L1 TOP - L8 BOTTOM	NPTH	+/-2
J	4	118.11mil (3.000mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
K	4	160.00mil (4.064mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
2362 Total					

DRILL TABLE: (L1-L8)




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = FABI	GENERATED : 10/22/2018 10:20:44 AM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

DESIGN INFORMATION	
MIN. TRACK WIDTH: 4 MIL	
MIN. CLEARANCE: 4 MIL	
MIN. VIA PAD SIZE: 13.27mil	
MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 2 MIL HOLES +/- 3 MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL	
MATERIAL:	
<input type="checkbox"/> FR-408 <input type="checkbox"/> FR-4 High Tg <input checked="" type="checkbox"/> OTHER REFER STACKUP	
THICKNESS: <input type="checkbox"/> 62 MIL (1.6mm) +/-10% <input checked="" type="checkbox"/> OTHER 55MIL +/-10%	
TOLERANCE: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2	
<input type="checkbox"/> OTHER +/-	
BOW & TWIST: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2	
<input checked="" type="checkbox"/> OTHER +/- REFER NOTE 7	
DRILLING:	
REFERENCE: <input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NO DRILL FILES	
PTH COPPER THICKNESS: <input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER	
BOARD FINISH:	
SILKSCREEN: <input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM	
SILKSCREEN COLOR: <input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER	
SOLDER RESIST COLOR: <input type="checkbox"/> GREEN <input checked="" type="checkbox"/> OTHER RED	
<input checked="" type="checkbox"/> MATTIE <input type="checkbox"/> SEMI-GLOSS	
SURFACE FINISH: <input type="checkbox"/> IMMERSION GOLD (ENG) <input type="checkbox"/> ENERP	
<input checked="" type="checkbox"/> MM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER	
ARRAY/PANEL: <input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE	
<input type="checkbox"/> N.C. ROUTE <input type="checkbox"/> V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs	
TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3	
<input checked="" type="checkbox"/> RAHS <input type="checkbox"/> OTHER PER ORDER	
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.	
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
<input type="checkbox"/> XX MIL VAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX MIL VAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
<input type="checkbox"/> LAYER 2 & 3 (INNER LAYERS) XX MIL WIRE XX MIL SPACE	
TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	
PROJECT TITLE: MMW_CAS_RF_EU1	
DESIGNED FOR: Public Release	
FILE NAME: PROC054C_MMW_CAS_RF_EU1.PcbDoc	
ENGINEER: a0271260	
LAYOUT BY: Tessolve	
SCALE: 1.00	
ALTIM DESIGNER VERSION: 17.1.9.592	






Symbol	Count	Hole Size	Drill Layer Pair	Plated	Hole Tolerance<mil>
H	5523	5.90mil <0.150mm>	L1 TOP - L2 GND	PTH	+0/-5.9
	5523 Total				

DRILL TABLE: <L1-L2>

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



PROJECT TITLE:
MMW_CAS_RF_EU1

DESIGNED FOR:
Public Release

FILE NAME:
PROC054C_MMWCAS_RF_EU1.PcbDoc


ENGINEER:
a0271760

LAYOUT BY:
Tessolve

SCALE: 1.00

ALTIM DESIGNER VERSION:
17.1.9.592


ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = FAB2			
GENERATED	: 10/09/2018 2:30:11 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Paste			
	GENERATED : 10/09/2018 2:31:18 PM	TEXAS INSTRUMENTS	

[illegible]


ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Overlay			
	GENERATED : 10/09/2018 2:31:18 PM		TEXAS INSTRUMENTS




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Solder			
	GENERATED : 10/09/2018 2:31:18 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L1 TOP			
	GENERATED : 10/09/2018 2:30:50 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L2 GND			
	GENERATED : 10/09/2018 2:30:57 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L3 SIGNAL 1			
	GENERATED : 10/09/2018 2:30:59 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L4 GND			
	GENERATED : 10/09/2018 2:31:00 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L5 SIGNAL 2			
	GENERATED : 10/09/2018 2:31:04 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L6 SIGNAL 3			
	GENERATED : 10/09/2018 2:31:07 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L7 GND			
	GENERATED : 10/09/2018 2:31:08 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SVN REV: Not In VersionControl
LAYER NAME = L8 BOTTOM			
	GENERATED : 10/09/2018 2:31:17 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder			
	GENERATED : 10/09/2018 2:31:19 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Bottom Paste			
	GENERATED : 10/09/2018 2:31:19 PM	TEXAS INSTRUMENTS	