Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
1 Features
- 14-Bit, Dual-Channel, 3-GSPS
ADC
- Noise Floor: –155 dBFS/Hz
- RF Input Supports Up to 4.0
GHz
- Aperture Jitter: 90
fS
- Channel Isolation: 95 dB at
fIN = 1.8 GHz
- Spectral Performance
(fIN = 900 MHz, –2 dBFS):
- SNR: 60.1 dBFS
- SFDR: 66-dBc HD2,
HD3
- SFDR: 76-dBc Worst
Spur
- Spectral Performance
(fIN = 1.85 GHz, –2 dBFS):
- SNR: 58.9 dBFS
- SFDR: 67-dBc HD2,
HD3
- SFDR: 76-dBc Worst
Spur
- On-Chip Digital Down-Converters:
- Up to 4 DDCs (Dual-Band
Mode)
- Up to 3 Independent NCOs
per DDC
- On-Chip Input Clamp for
Overvoltage Protection
- Programmable On-Chip Power
Detectors with Alarm Pins for AGC Support
- On-Chip Dither
- On-Chip Input Termination
- Input Full-Scale: 1.35
VPP
- Support for Multi-Chip
Synchronization
- JESD204B Interface:
- Subclass 1-Based
Deterministic Latency
- 4 Lanes Per Channel at
12.5 Gbps
- Power Dissipation: 3.2 W/Ch at
3.0 GSPS
- 72-Pin VQFN Package (10 mm × 10
mm)
2 Applications
- Multi-Carrier GSM Cellular Infrastructure Base Stations
- Telecommunications Receivers
- DPD Observation Receivers
- Backhaul Receivers
- RF Repeaters and Distributed Antenna Systems