The ISO1228 is an eight-channel isolated 24V digital input receiver, configurable to IEC 61131-2 Type 1, and 3 characteristics or four-channel Type 2 characteristics. The ISO1228 includes resistor-programmable accurate current limit and field side input-current-powered LED indication to reduce system power dissipation and reduce board temperatures. ISO1228 can be configured for either sourcing or sinking type digital inputs with minimal hardware change. Both serial SPI and parallel output modes are available. Wire-break detection, fieldside supply monitoring and built-in CRC across barriers help improve system reliability. In-built glitch filters and integrated IEC-ESD and surge protection help to achieve a robust design.
The ISO1228 operates over the logic supply range of 1.71V to 5.5V, supporting 1.8V, 2.5-V, 3.3V, and 5V controllers. Field side output voltage range supported is 8.5V to 36V in sink mode and 13V to 36V in source mode.ISO1228 supports up to 1.5Mbps data rates passing a minimum pulse width of 667ns for high-speed operation.
PART NUMBER | PACKAGE(1) | PACKAGE SIZE(2) | BODY SIZE (NOM) |
---|---|---|---|
ISO1228 | SSOP (38) DFB | 9.9mm × 6.0mm | 9.9mm × 3.90mm |
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
1 | IN1 | I/O | Field Input, Channel 1 |
2 | LED1 | I/O | LED Indication Pin, Channel 1 |
3 | IN2 | I/O | Field Input, Channel 2 |
4 | LED2 | I/O | LED Indication Pin, Channel 2 |
5 | IN3 | I/O | Field Input, Channel 3 |
6 | LED3 | I/O | LED Indication Pin, Channel 3 |
7 | AVSS | — | Field Side Negative Supply |
8 | IN4 | I/O | Field Input, Channel 4 |
9 | LED4 | I/O | LED Indication Pin, Channel 4 |
10 | IN5 | I/O | Field Input, Channel 5 |
11 | LED5 | I/O | LED Indication Pin, Channel 5 |
12 | IN6 | I/O | Field Input, Channel 6 |
13 | LED6 | I/O | LED Indication Pin, Channel 6 |
14 | IN7 | I/O | Field Input, Channel 7 |
15 | LED7 | I/O | LED Indication Pin, Channel 7 |
16 | AVCC | — | Field Side Power Supply |
17 | AVSS | — | Field Side Negative Supply |
18 | IN8 | I/O | Field Input, Channel 8 |
19 | LED8 | I/O | LED Indication Pin, Channel 8 |
20 | NC | — | Leave unconnected |
21 | GND1 | — | Logic Ground |
22 | NC | — | Leave unconnected |
23 | F1 | I | Digital Filter Setting |
24 | F0 | I | Digital Filter Setting |
25 | GND1 | — | Logic Ground |
26 | nFAULT | O | Open Drain Ouput. Connect 4.7 kΩ pull-up to VCC1 |
27 | OUT_EN | I | Ouput Enable. Output pins OUT1 through OUT8 are tri-stated if OUT_EN=0 or FLOAT |
28 | OUT8/SYNC | O | Synchronize data in
Burst Mode(COMM_SEL=VCC1) Data Output, Channel 8, in Parallel Interface Mode (COMM_SEL=0) |
29 | OUT7/BURST_EN | I/O | Burst Mode in Serial
Interface Mode (COMM_SEL=VCC1) Data Output, Channel 7, in Parallel Interface Mode (COMM_SEL=0) |
30 | OUT6/nRST | I/O | Active Low SPI Reset in
Serial Interface Mode (COMM_SEL=VCC1)
Data Output, Channel 6, in Parallel Interface Mode (COMM_SEL=0) |
31 | OUT5/nINT | O | Active Low SPI
Interrupt in Serial Interface Mode
(COMM_SEL=VCC1) Data Output, Channel 5, in Parallel Interface Mode (COMM_SEL=0) |
32 | OUT4/nCS | I/O | SPI Chip Seltect in
Serial Interface Mode (COMM_SEL=VCC1)
Data Output, Channel 4, in Parallel Interface Mode (COMM_SEL=0) |
33 | OUT3/SCLK | I/O | SPI Clock in Serial
Interface Mode (COMM_SEL=VCC1) Data Output, Channel 3, in Parallel Interface Mode (COMM_SEL=0) |
34 | OUT2/SDI | I/O | SPI Input Data in
Serial Interface Mode (COMM_SEL=VCC1)
Data Output, Channel 2, in Parallel Interface Mode (COMM_SEL=0) |
35 | OUT1/SDO | O | SPI Output Data in
Serial Interface Mode (COMM_SEL=VCC1)
Data Output, Channel 1, in Parallel Interface Mode (COMM_SEL=0) |
36 | GND1 | — | Logic Ground |
37 | VCC1 | — | Logic Supply |
38 | COMM_SEL | I | Serial vs. Parallel
Interface selection Serial Interface Mode if COMM_SEL=VCC1 Parallel Interface Mode if COMM_SEL=0 or Floating |
MIN | MAX | UNIT | ||
---|---|---|---|---|
AVCC(2) | AVCC to AVSS supply voltage | -0.5 | 38.5 | V |
VCC1(2) | VCC1 supply voltage to GND1 | -0.5 | 6 | V |
VINx | Voltage from INx pins to AVSS | -0.5 | 38.5 | V |
VLEDx | Voltage from LEDx pins to AVSS | -0.5 | 38.5 | V |
VIO | I/O voltage range on SDx, nCS, nINT, OUTx, OUT_EN, F0, F1, nFAULT, and COMM_SEL pins | –0.3 | VCC1+0.5(3) | V |
IO | Output current on SDO, nINT, OUTx, and nFAULT pins | -15 | 15 | mA |
TJ | Operating junction temperature | 150 | °C | |
TSTG | Storage temperature | -65 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, |
All pins(1) | ±1000 | V |
All INx, LEDx and AVCC to AVSS(1) | ±6000 | V | ||
V(ESD) | Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101 |
All pins(2) | ±1500 | |
V(ESD_IEC) | IEC ESD System Level Test | Contact discharge per IEC 61000-4-2; Isolation barrier withstand test | ±6000 | V |