• Menu
  • Product
  • Email
  • PDF
  • Order now

  • CD74HC93, CD74HCT93 High-Speed CMOS Logic 4-Bit Binary Ripple Counter

    • SCHS138D November   1998  – March 2022 CD74HC93 , CD74HCT93

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • CD74HC93, CD74HCT93 High-Speed CMOS Logic 4-Bit Binary Ripple Counter
  1. 1 Features
  2. 2 Description
  3. 3 Revision History
  4. 4 Pin Configuration and Functions
  5. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 Recommended Operating Conditions
    3. 5.3 Thermal Information
    4. 5.4 Electrical Characteristics
    5. 5.5 Prerequisite for Switching Characteristics
    6. 5.6 Switching Characteristics
  6. 6 Parameter Measurement Information
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Device Functional Modes
  8. 8 Power Supply Recommendations
  9. 9 Layout
    1. 9.1 Layout Guidelines
  10. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  11. 11Mechanical, Packaging, and Orderable Information
  12. IMPORTANT NOTICE

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • N|14
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • schs138d_oa
  • schs138d_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

CD74HC93, CD74HCT93 High-Speed CMOS Logic 4-Bit Binary Ripple Counter

1 Features

  • Can be configured to divide by 2, 8, and 16
  • Asynchronous reset
  • Fanout (over temperature range)
    • Standard outputs: 10 LSTTL loads
    • Bus driver outputs: 15 LSTTL loads
  • Wide operating temperature range: – 55°C to 125°C
  • Balances propagation delay and transition times
  • Signigicant power reduction compared to LSTTL logic ICs
  • HC types
    • 2 V to 6 V operation
    • High noise immunity: NIL = 30%, NIH = 30% of VCC
  • HCT types
    • 4.5 V to 5.5 V operation
    • Direct LSTTL input logic compatibility, VIL = 0.8 V (max), VIH = 2 V (min)
    • CMOS input compatibility, II ≤ 1 µA at VOL, VOH

2 Description

The CD74HC93 and CD74HCT93 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4-bit binary ripple counters consist of four flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CP0 and CP1) to initiate state changes of the counter on the HIGH to LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

Device Information
PART NUMBERPACKAGE(1)BODY SIZE (NOM)
CD74HC93MSOIC (14)8.65 mm × 3.90 mm
CD74HC93EPDIP (14)19.31 mm × 6.35 mm
CD74HCT93EPDIP (14)19.31 mm × 6.35 mm
(1) For all available packages, see the orderable addendum at the end of the data sheet.
GUID-20220302-SS0I-FD6X-Z1FT-97PJSN0JN05K-low.gif Functional Block Diagram

3 Revision History

Changes from Revision C (September 2003) to Revision D (March 2022)

  • Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to reflect modern data sheet standardsGo

4 Pin Configuration and Functions

GUID-A73D8698-7134-4A0A-89C1-242AFDC4059C-low.png N or D package
14-Pin PDIP or SOIC
Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MINMAXUNIT
VCCSupply voltage range-0.57V
IIKInput diode current(2)(VI < – 0.5 V or VI > VCC + 0.5 V)±20mA
IOKOutput diode current(2)(VO < – 0.5 V or VO > VCC + 0.5 V)±20mA
IOOutput source or sink current per output pin(VO > – 0.5 V or VO < VCC + 0.5 V)±25mA
Continuous current through VCC or GND±50mA
TJJunction temperature150°C
TstgStorage temperature-65150°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions

MIN NOM MAX UNIT
VCC Supply voltage HC types 2 6 V
HCT types 4.5 5.5
VI Input voltage 0 VCC V
VO Output voltage 0 VCC V
tt Input transition rise/fall time 2 V 1000 ns
4.5 V 500
6 V 400
TA Operating free-air temperature – 55 125 °C

5.3 Thermal Information

THERMAL METRIC D (SOIC) N (PDIP) UNIT
14 PINS 14 PINS
RθJA Junction-to-ambient thermal resistance(1) 86 80 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.4 Electrical Characteristics

PARAMETER TEST CONDITIONS(1) VCC (V) TA = 25°C – 40°C to 85°C – 55°C to 125°C UNIT
MIN TYP MAX MIN MAX MIN MAX
HC TYPES
VIH High level input voltage 2 1.5 1.5 1.5 V
4.5 3.15 3.15 3.15 V
6 4.2 4.2 4.2 V
VIL Low level input voltage 2 0.5 0.5 0.5 V
4.5 1.35 1.35 1.35 V
6 1.8 1.8 1.8 V
VOH High-level output voltage IOH = – 20 μA 2 1.9 1.9 1.9 V
IOH = – 20 μA 4.5 4.4 4.4 4.4 V
IOH = – 20 μA 6 5.9 5.9 5.9 V
IOH = – 4 mA 4.5 3.98 3.84 3.7 V
IOH = – 5.2 mA 6 5.48 5.34 5.2 V
VOL Low-level output voltage IOL = 20 μA 2 0.1 0.1 0.1 V
IOL = 20 μA 4.5 0.1 10.1 0.1 V
IOL = 20 μA 6 0.1 0.1 0.1 V
IOL = 4 mA 4.5 0.26 0.33 0.4 V
IOL = 5.2 mA 6 0.26 0.33 0.4 V
II Input leakage current VCC or GND 6 ±0.1 ±1 ±1 nA
ICC Supply current VCC or GND 6 8 80 160 μA
ICC Supply-current change One input at 0.5 V or 2.4 V, Other inputs at 0 or VCC 5.5 1.4 2.4 2.9 mA
Ci Input capacitance 4.5 to 5.5 3 10 10 pF
HCT TYPES
VIH High level input voltage 4.5 to 5.5 2 2 2 V
VIL Low level input voltage 4.5 to 5.5 0.8 0.8 0.8 V
VOH High level Output Voltage IOH = – 20 μA 4.5 4.4 4.4 4.4 V
IOH = – 4 mA 4.5 3.98 3.84 3.7 V
VOL Low level output voltage IOH = 20 μA 4.5 0.1 0.1 0.1 V
IOH = 4 mA 4.5 0.26 0.33 0.4 V
II Input leakage current VCC or GND 5.5 ±0.1 ±1 ±1 μA
ICC Supply current VCC or GND 5.5 8 80 160 μA
ΔICC(2)(3) Additional supply current per input pin CP0,CP1 4.5 to 5.5 100 216 270 294 μA
CLR1, CLR2 4.5 to 5.5 100 144 180 196 μA
(1) VI = VIH or VIL, unless otherwise noted.
(2) For dual-supply systems theorietical worst case (VI = 2.4 V, VCC = 5.5 V) specifications is 1.8 mA.
(3) Inputs held at VCC – 2.1.

5.5 Prerequisite for Switching Characteristics

PARAMETER VCC (V) 25°C – 40°C to 85°C – 55°C to 125°C UNIT
MIN MAX MIN MAX MIN MAX
HC TYPES
fMAX Maximum clock frequency 2 6 5 4 MHz
4.5 30 24 20 MHz
6 35 28 24 MHz
tW Clock pulse width CP0, CP1 2 80 100 120 ns
4.5 16 20 24 ns
6 14 17 20 ns
tw Reset pulse width 2 80 100 120 ns
4.5 16 20 24 ns
6 14 17 20 ns
tREM Reset removal time 2 50 65 75 ns
4.5 10 13 15 ns
6 9 11 13 ns
HCT TYPES
fMAX Maximum clock frequency 4.5 30 24 20 MHz
tW Clock pulse width CP0, CP1 4.5 16 20 24 ns
tW Reset pulse width 4.5 16 20 24 ns
tREM Reset removal time 4.5 10 13 15 ns

5.6 Switching Characteristics

Input tr, tf = 6ns. CL = 50pF unless otherwise noted
PARAMETER VCC (V) 25°C – 40°C to 85°C – 55°C to 125°C UNIT
MIN TYP MAX MIN MAX MIN MAX
HC TYPES
tPLH, tPHL CP0 to Q0 2 125 155 190 ns
4.5 10(1) 25 31 38 ns
6 21 26 32 ns
tPLH, tPHL CP1 to Q1 2 135 170 205 ns
4.5 27 34 41 ns
6 23 29 35 ns
tPLH, tPHL CP1 to Q2 2 185 230 280 ns
4.5 37 46 56 ns
6 31 39 48 ns
tPLH, tPHL CP1 to Q3 2 245 305 370 ns
4.5 21(1) 49 61 74 ns
6 42 52 63 ns
tPLH, tPHL MR1, MR2 to Qn 2 155 195 235 ns
4.5 13(1) 31 39 47 ns
6 26 33 40 ns
tTLH, tTHL Output transition time 2 75 95 110 ns
4.5 15 19 22 ns
6 13 16 19 ns
CIN Input capacitance 10 10 10 pF
CPD Power dissipation capacitance 25 10 19 pF
HCT TYPES
tPLH, tPHL CP0 to Q0 4.5 14(1) 34 43 51 ns
tPLH, tPHL CP1 to Q1 4.5 34 43 51 ns
tPLH, tPHL CP1 to Q2 4.5 46 58 69 ns
tPLH, tPHL CP1 to Q3 4.5 24(1) 58 73 87 ns
tPLH, tPHL MR1, MR2 to Qn 4.5 13(1) 33 41 50 ns
tTLH, tTHL Output Transition time 4.5 15 19 22 ns
CIN Input Capacitance 10 10 10 pF
CPD Power dissipation capacitance 25 pF
(1) CL = 15pF. VCC = 5.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale