ZHCSEU5C
March 2016 – March 2021
INA3221-Q1
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
Device Comparison Table
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
Typical Characteristics
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Basic ADC Functions
8.3.2
Alert Monitoring
8.3.2.1
Critical Alert
8.3.2.1.1
Summation Control Function
8.3.2.2
Warning Alert
8.3.2.3
Power-Valid Alert
8.3.2.4
Timing-Control Alert
8.3.2.5
Default Settings
8.3.3
Software Reset
8.4
Device Functional Modes
8.4.1
Averaging Function
8.4.2
Multiple Channel Monitoring
8.4.2.1
Channel Configuration
8.4.2.2
Averaging and Conversion-Time Considerations
8.4.3
Filtering and Input Considerations
8.5
Programming
8.5.1
Bus Overview
8.5.1.1
Serial Bus Address
8.5.1.2
Serial Interface
8.5.2
Writing To and Reading From the INA3221-Q1
8.5.2.1
High-Speed I2C Mode
8.5.3
SMBus Alert Response
8.6
Register Maps
8.6.1
Summary of Register Set
8.6.2
Register Descriptions
8.6.2.1
Configuration Register (address = 00h) [reset = 7127h]
8.6.2.2
Channel-1 Shunt-Voltage Register (address = 01h), [reset = 00h]
8.6.2.3
Channel-1 Bus-Voltage Register (address = 02h) [reset = 00h]
8.6.2.4
Channel-2 Shunt-Voltage Register (address = 03h) [reset = 00h]
8.6.2.5
Channel-2 Bus-Voltage Register (address = 04h) [reset = 00h]
8.6.2.6
Channel-3 Shunt-Voltage Register (address = 05h) [reset = 00h]
8.6.2.7
Channel-3 Bus-Voltage Register (address = 06h) [reset = 00h]
8.6.2.8
Channel-1 Critical-Alert Limit Register (address = 07h) [reset = 7FF8h]
8.6.2.9
Warning-Alert Channel-1 Limit Register (address = 08h) [reset = 7FF8h]
8.6.2.10
Channel-2 Critical-Alert Limit Register (address = 09h) [reset = 7FF8h]
8.6.2.11
Channel-2 Warning-Alert Limit Register (address = 0Ah) [reset = 7FF8h]
8.6.2.12
Channel-3 Critical-Alert Limit Register (address = 0Bh) [reset = 7FF8h]
8.6.2.13
Channel-3 Warning-Alert Limit Register (address = 0Ch) [reset = 7FF8h]
8.6.2.14
Shunt-Voltage Sum Register (address = 0Dh) [reset = 00h]
8.6.2.15
Shunt-Voltage Sum-Limit Register (address = 0Eh) [reset = 7FFEh]
8.6.2.16
Mask/Enable Register (address = 0Fh) [reset = 0002h]
8.6.2.17
Power-Valid Upper-Limit Register (address = 10h) [reset = 2710h]
8.6.2.18
Power-Valid Lower-Limit Register (address = 11h) [reset = 2328h]
8.6.2.19
Manufacturer ID Register (address = FEh) [reset = 5449h]
8.6.2.20
Die ID Register (address = FFh) [reset = 3220]
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.3
Application Curves
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Device Support
12.1.1
Development Support
12.2
Documentation Support
12.2.1
Related Documentation
12.3
接收文档更新通知
12.4
支持资源
12.5
Trademarks
12.6
静电放电警告
12.7
术语表
13
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RGV|16
MPQF121F
散热焊盘机械数据 (封装 | 引脚)
RGV|16
QFND107G
订购信息
zhcseu5c_oa
zhcseu5c_pm