Menu
Product
Email
PDF
Order now
ADS868xA 支持双极输入范围的 16 位 500kSPS 4 和 8 通道、单电源 SAR ADC
ZHCSDW1
July 2015
ADS8684A
,
ADS8688A
PRODUCTION DATA.
CONTENTS
SEARCH
ADS868xA 支持双极输入范围的 16 位 500kSPS 4 和 8 通道、单电源 SAR ADC
1
特性
2
应用
3
说明
4
修订历史记录
5
Device Comparison Table
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
Timing Requirements: Serial Interface
7.7
Typical Characteristics
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Analog Inputs
8.3.2
Analog Input Impedance
8.3.3
Input Overvoltage Protection Circuit
8.3.4
Programmable Gain Amplifier (PGA)
8.3.5
Second-Order, Low-Pass Filter (LPF)
8.3.6
ADC Driver
8.3.7
Multiplexer (MUX)
8.3.8
Reference
8.3.8.1
Internal Reference
8.3.8.2
External Reference
8.3.9
Auxiliary Channel
8.3.9.1
Input Driver for the AUX Channel
8.3.10
ADC Transfer Function
8.3.11
Alarm Feature
8.4
Device Functional Modes
8.4.1
Device Interface
8.4.1.1
Digital Pin Description
8.4.1.1.1
CS (Input)
8.4.1.1.2
SCLK (Input)
8.4.1.1.3
SDI (Input)
8.4.1.1.4
SDO (Output)
8.4.1.1.5
DAISY (Input)
8.4.1.1.6
RST/PD (Input)
8.4.1.2
Data Acquisition Example
8.4.1.3
Host-to-Device Connection Topologies
8.4.1.3.1
Daisy-Chain Topology
8.4.1.3.2
Star Topology
8.4.2
Device Modes
8.4.2.1
Continued Operation in the Selected Mode (NO_OP)
8.4.2.2
Frame Abort Condition (FRAME_ABORT)
8.4.2.3
STANDBY Mode (STDBY)
8.4.2.4
Power-Down Mode (PWR_DN)
8.4.2.5
Auto Channel Enable with Reset (AUTO_RST)
8.4.2.6
Manual Channel n Select (MAN_Ch_n)
8.4.2.7
Channel Sequencing Modes
8.4.2.8
Reset Program Registers (RST)
8.5
Register Maps
8.5.1
Command Register Description
8.5.2
Program Register Description
8.5.2.1
Program Register Read/Write Operation
8.5.2.2
Program Register Map
8.5.2.3
Program Register Descriptions
8.5.2.3.1
Auto-Scan Sequencing Control Registers
8.5.2.3.1.1
Auto-Scan Sequence Enable Register (address = 01h)
8.5.2.3.1.2
Channel Power Down Register (address = 02h)
8.5.2.3.2
Device Features Selection Control Register (address = 03h)
8.5.2.3.3
Range Select Registers (addresses 05h-0Ch)
8.5.2.3.4
Alarm Flag Registers (Read-Only)
8.5.2.3.4.1
ALARM Overview Tripped-Flag Register (address = 10h)
8.5.2.3.4.2
Alarm Flag Registers: Tripped and Active (address = 11h to 14h)
8.5.2.3.5
Alarm Threshold Setting Registers
8.5.2.3.6
Command Read-Back Register (address = 3Fh)
9
Application and Implementation
9.1
Application Information
9.2
Typical Applications
9.2.1
Phase-Compensated, 8-Channel, Multiplexed Data Acquisition System for Power Automation
9.2.1.1
Design Requirements
9.2.1.2
Detailed Design Procedure
9.2.2
16-Bit, 8-Channel, Integrated Analog Input Module for Programmable Logic Controllers (PLCs)
9.2.2.1
Design Requirements
9.2.2.2
Detailed Design Procedure
10
Power-Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
器件和文档支持
12.1
文档支持
12.1.1
相关文档
12.2
相关链接
12.3
社区资源
12.4
商标
12.5
静电放电警告
12.6
Glossary
13
机械、封装和可订购信息
重要声明
封装选项
机械数据 (封装 | 引脚)
DBT|38
MPDS368A
散热焊盘机械数据 (封装 | 引脚)
订购信息
zhcsdw1_oa
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content