The CSD97395Q4M NexFET™ Power Stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and NexFET technology to complete the power stage switching function. The driver IC has a built-in selectable diode emulation function that enables DCM operation to improve light load efficiency. In addition, the driver IC supports ULQ mode that enables connected standby for Windows® 8. With the PWM input in tri-state, quiescent current is reduced to 130 µA, with immediate response. When SKIP# is held at tri-state, the current is reduced to 8 µA (typically 20 µs is required to resume switching). This combination produces a high current, high efficiency, and high speed switching device in a small 3.5 × 4.5 mm outline package. In addition, the PCB footprint is optimized to help reduce design time and simplify the completion of the overall system design.
ORDER NUMBER | PACKAGE | MEDIA AND QTY | |
---|---|---|---|
CSD97395Q4M | SON 3.5 × 4.5 mm Plastic Package |
13-inch reel | 2500 |
CSD97395Q4MT | 7-inch reel | 250 |
PIN | DESCRIPTION | |
---|---|---|
NO. | NAME | |
1 | SKIP# | This pin enables the Diode Emulation function. When this pin is held Low, Diode Emulation Mode is enabled for the Sync FET. When SKIP# is High, the CSD97395Q4M operates in Forced Continuous Conduction Mode. A tri-state voltage on SKIP# puts the driver into a very low power state. |
2 | VDD | Supply Voltage to Gate Drivers and internal circuitry. |
3 | PGND | Power Ground, Needs to be connected to Pin 9 and PCB |
4 | VSW | Voltage Switching Node – pin connection to the output inductor. |
5 | VIN | Input Voltage Pin. Connect input capacitors close to this pin. |
6 | BOOT_R | Bootstrap capacitor connection. Connect a minimum 0.1 µF 16 V X5R, ceramic cap from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is internally connected to VSW. |
7 | BOOT | |
8 | PWM | Pulse Width modulated 3-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the Tri-State Shutdown Hold-off Time (t3HT) |
9 | PGND | Power Ground |