• Menu
  • Product
  • Email
  • PDF
  • Order now

  • DRV8263-Q1 Automotive 65V H-Bridge Driver with Integrated Current Sense and Diagnostics

    • SLVSHH3 January   2025 DRV8263-Q1

      ADVANCE INFORMATION  

  • CONTENTS
  • SEARCH
  • DRV8263-Q1 Automotive 65V H-Bridge Driver with Integrated Current Sense and Diagnostics
  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison
  6. 5 Pin Configuration and Functions
    1. 5.1 HW Variant
    2. 5.2 SPI Variant
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
      1. 6.4.1 Transient Thermal Impedance & Current Capability
    5. 6.5 Electrical Characteristics
      1. 6.5.1 SPI Timing Requirements
    6. 6.6 Switching Waveforms
      1. 6.6.1 Output switching transients
        1. 6.6.1.1 High-Side Recirculation
      2. 6.6.2 Wake-up Transients
        1. 6.6.2.1 HW Variant
        2. 6.6.2.2 SPI Variant
      3. 6.6.3 Fault Reaction Transients
        1. 6.6.3.1 Retry setting
        2. 6.6.3.2 Latch setting
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 External Components
        1. 7.3.1.1 HW Variant
        2. 7.3.1.2 SPI Variant
      2. 7.3.2 Bridge Control
        1. 7.3.2.1 PH/EN mode
        2. 7.3.2.2 PWM mode
        3. 7.3.2.3 Independent mode
        4. 7.3.2.4 Register - Pin Control - SPI Variant Only
      3. 7.3.3 Device Configuration
        1. 7.3.3.1 Slew Rate (SR)
        2. 7.3.3.2 IPROPI
        3. 7.3.3.3 ITRIP Regulation
        4. 7.3.3.4 DIAG
          1. 7.3.3.4.1 HW variant
          2. 7.3.3.4.2 SPI variant
      4. 7.3.4 Protection and Diagnostics
        1. 7.3.4.1  Over Current Protection (OCP)
        2. 7.3.4.2  Over Temperature Warning (OTW) - SPI Variant Only
        3. 7.3.4.3  Over Temperature Protection (TSD)
        4. 7.3.4.4  Off-State Diagnostics (OLP)
        5. 7.3.4.5  On-State Diagnostics (OLA) - SPI Variant Only
        6. 7.3.4.6  VM Over Voltage Monitor - SPI Variant Only
        7. 7.3.4.7  VM Under Voltage Monitor
        8. 7.3.4.8  Power On Reset (POR)
        9. 7.3.4.9  Powered off Braking (POB)
        10. 7.3.4.10 Event Priority
      5. 7.3.5 Device Functional Modes
        1. 7.3.5.1 SLEEP State
        2. 7.3.5.2 STANDBY State
        3. 7.3.5.3 Wake-up to STANDBY State
        4. 7.3.5.4 ACTIVE State
        5. 7.3.5.5 nSLEEP Reset Pulse (HW Variant, LATCHED setting Only)
      6. 7.3.6 Programming - SPI Variant Only
        1. 7.3.6.1 SPI Interface
        2. 7.3.6.2 Standard Frame
        3. 7.3.6.3 SPI Interface for Multiple Peripherals
          1. 7.3.6.3.1 Daisy Chain Frame for Multiple Peripherals
      7. 7.3.7 Register Map - SPI Variant Only
        1. 7.3.7.1 User Registers
  9. 8 Register Map - SPI Variant Only
    1. 8.1 User Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Load Summary
    2. 9.2 Typical Application
      1. 9.2.1 HW Variant
      2. 9.2.2 SPI Variant
  11. 10Device and Documentation Support
    1. 10.1 Device Support
    2. 10.2 Documentation Support
      1. 10.2.1 Related Documentation
    3. 10.3 Receiving Notification of Documentation Updates
    4. 10.4 Support Resources
    5. 10.5 Trademarks
    6. 10.6 Electrostatic Discharge Caution
    7. 10.7 Glossary
  12. 11Mechanical, Packaging, and Orderable Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • VAK|15
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • slvshh3_oa
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Data Sheet

DRV8263-Q1 Automotive 65V H-Bridge Driver with Integrated Current Sense and Diagnostics

1 Features

  • AEC-Q100 qualified for automotive applications:
    • Temperature grade 1: –40°C to +125°C, TA

  • Functional Safety-Capable

    • Documentation available to aid functional safety system design
  • 4.5V to 65V (70V abs. max) operating range
  • MOSFET ON resistance (HS + LS): 85mΩ
  • Maximum output current = 29A
  • Configurable control modes
    • Single full-bridge, PH/EN, or PWM interface
    • Two half-bridges using Independent mode
  • 2 Interface options - HW or SPI
  • PWM frequency operation up to 100kHz with automatic dead time assertion
  • Configurable slew rate and spread spectrum clocking for low electromagnetic interference (EMI)
  • Integrated current sense (eliminates shunt resistor)
  • Proportional load current output on IPROPI

  • Die temperature monitoring on IPROPI (SPI only)

  • Configurable current regulation
  • Protection and diagnostic features with configurable fault reaction (latched or retry)
    • Load diagnostics in both the off-state and on-state to detect open load and short circuit
    • Voltage monitoring on supply (VM)
    • Over current protection

    • Over temperature warning (SPI only)

    • Over temperature protection

    • Powered off Braking

    • Fault indication on nFAULT pin
  • Supports 1.8V, 3.3V, 5V logic inputs
  • Low sleep current - 7μA typical at 25°C
  • Device family comparison table

2 Applications

  • 24V and 48V Automotive Body Systems

  • Automotive brushed DC motors, Solenoids
  • Door modules, mirror modules,wiper modules and seat modules

  • Trunk lift, Window lift

  • Steering column, Sunroof shade

  • Electric Vehicles, Truck, Bus and other Commercial Vehicles

3 Description

The DRV8263-Q1 is a wide-voltage, high-power fully integrated H-bridge driver for 24V and 48V automotive applications. Designed in a BiCMOS high-power process technology node, this device in a power package offers excellent power handling and thermal capability while providing compact package size, ease of layout, EMI control, accurate current sense, robustness, and diagnostic capability.

The device integrates a N-channel H-bridge, charge pump, high-side current sensing with regulation, current proportional output, and protection circuitry. The integrated sensing uses a current mirror, removing the need for shunt resistors, saving board area, and reducing system cost. A low-power sleep mode is provided to achieve low quiescent current.

The device offers voltage monitoring and load diagnostics, as well as protection features against overcurrent and overtemperature. Fault conditions are indicated on the nFAULT pin. It is available in two variants: HW interface and SPI interface. The SPI variant offers more flexibility in device configuration and fault observability.

Device Information1

PART NUMBER

INTERFACE

PACKAGE SIZE2

DRV8263HQVAKRQ1HW

VQFN-HR (15) (3.5mm x 6mm)

DRV8263SQVAKRQ1

SPI

VQFN-HR (15) (3.5mm x 6mm)
(1) See the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.
DRV8263-Q1 Simplified SchematicSimplified Schematic

4 Device Comparison

Table 4-1 summarizes the RON and package differences between devices in the DRV8X6X-Q1 family.

Table 4-1 Device Comparison
PART NUMBER(1)Configuration(LS + HS) RONIOUT MAXPACKAGEBODY SIZEInterface
DRV8262-Q11 or 2 H-bridge50mΩ or 100mΩ16A or 8AHTSSOP (44)14 mm X 6.1 mmHW
DRV8962-Q14 Half-bridge100mΩ8AHTSSOP (44)14 mm X 6.1 mmHW
DRV8263-Q11 H-bridge85mΩ29AVQFN-HR (15)3.5 mm X 6 mmHW, SPI
DRV8163-Q11 Half-bridge43mΩ40AVQFN-HR (15)3.5 mm X 6 mmHW, SPI
(1) This is the product datasheet for the DRV8263-Q1. Please reference other device variant data sheets for additional information.

Table 4-2 summarizes the feature differences between the SPI and HW interface variants in the DRV8263-Q1. In general, the SPI variant offers more configurability, bridge control options, diagnostic feedback, and additional features.

Table 4-2 SPI Variant vs HW Variant Comparison
FUNCTIONHW VariantSPI Variant
Bridge controlPin onlyIndividual pin "and/or" register bit with pin status indication (Refer Register Pin control)
Clear fault commandReset pulse on nSLEEP pinSPI CLR_FAULT command
Over current protection (OCP)Fixed at the highest setting4 choices for thresholds, 4 choices for filter time

ITRIP regulation

5 levels with disable & fixed TOFF time

7 levels with disable & indication, with programmable TOFF time

Individual fault reaction configuration between retry or latched behaviorNot supported, either all latched or all retrySupported
Detailed fault logging and device status feedbackNot supported, nFAULT pin monitoring necessarySupported, nFAULT pin monitoring optional

VM over voltage

Not supported

Supported

On-state (Active) diagnosticsNot supportedSupported for high-side loads
Spread spectrum clocking (SSC)Not supportedSupported
Additional driver states in PWM modeNot supportedSupported
Hi-Z for individual half-bridge in Independent modeNot supportedSupported (SPI register only)

Overtemperature warning

Not supported

Supported

Die Temperature monitor

Not supported

Supported

Table 4-3 Differentiating between devices in the family
DevicePackage SymbolizationDEVICE_ID Register
DRV8262-Q18262Not applicable
DRV8962-Q18962Not applicable
DRV8263H-Q18263HNot applicable
DRV8163H-Q18163HNot applicable
DRV8263S-Q18263S0 x 34
DRV8163S-Q18163S0 x 3C

5 Pin Configuration and Functions

5.1 HW Variant

DRV8263-Q1 DRV8263H-Q1 in VQFN-HR(15) PackageFigure 5-1 DRV8263H-Q1 in VQFN-HR(15) Package
Figure 5-2
Table 5-1 Pin Functions
PINTYPE (1)DESCRIPTION
NO.NAME
1nFAULTODFault indication to the controller.
2IPROPII/ODriver load current analog feedback. For details, refer to IPROPI in the Device Configuration section.
3nSLEEPIController input pin for SLEEP . For details, see the Bridge Control section.
4VMPPower supply. This pin is the motor supply voltage. Bypass this pin to GND with a 0.1µF ceramic capacitor and a bulk capacitor.
5OUT2PHalf-bridge output 2. Connect these pins together to the motor or load.
6GNDGGround pin
7OUT1PHalf-bridge output 1. Connect these pins together to the motor or load.
8DRVOFFIController input pin for bridge Hi-Z. For details, see the Bridge Control section.
9EN/IN1IController input pin for bridge operation. For details, see the Bridge Control section.
10PH/IN2IController input pin for bridge operation. For details, see the Bridge Control section.

11

VDD

P

Logic power supply to the device.
12DIAGIDevice configuration pin for load type indication and fault reaction configuration. For details, refer to DIAG in the Device Configuration section.
13SRIDevice configuration pin for Slew Rate control . For details, refer to Slew Rate in the Device Configuration section.
14ITRIPIDevice configuration pin for ITRIP level for high-side current limiting. For details, refer to ITRIP in the Device Configuration section.
15MODEIDevice configuration pin for MODE. For details, refer to the Bridge Control section.
(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

5.2 SPI Variant

DRV8263-Q1 DRV8263S-Q1 in VQFN-HR (15) PackageFigure 5-3 DRV8263S-Q1 in VQFN-HR (15) Package
Figure 5-4
Table 5-2 Pin Functions
PINTYPE (1)DESCRIPTION
NO.NAME
1nFAULTODFault indication to the controller.
2IPROPII/OMulti-purpose pin. Provides driver load current analog feedback or analog voltage proportional to die temperature. For details, refer to IPROPI in the Device Configuration section.
3

nSLEEP

IController input pin for SLEEP . For details, see the Bridge Control section.
4VMPPower supply. This pin is the motor supply voltage. Bypass this pin to GND with a 0.1µF ceramic capacitor and a bulk capacitor.
5OUT2PHalf-bridge output 2. Connect these pins together to the motor or load.

6

GNDGGround pin
7OUT1PHalf-bridge output 1. Connect these pins together to the motor or load.
8DRVOFFIController input pin for bridge Hi-Z. For details, see the Bridge Control section.
9EN/IN1IController input pin for bridge operation. For details, see the Bridge Control section.
10PH/IN2IController input pin for bridge operation. For details, see the Bridge Control section.

11

VDD

P

Logic power supply to the device.
12nSCSISPI - Chip Select. An active low on this pin enables the serial interface communication.
13SCLKISPI - Serial Clock input.
14SDIISPI - Serial Data Input. Data is captured at the falling edge of SCLK.
15SDOPPSPI - Serial Data Output. Data is updated at the rising edge of SCLK.
(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale