デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The SN74LVC2244A octal buffer/line driver is designed for 1.65-V to 3.6-V VCC operation.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
SN74LVC2244A | SSOP (20) | 7.20 mm × 5.30 mm |
SSOP (20) | 8.65 mm × 3.90 mm | |
TVSOP (20) | 5.00 mm × 4.40 mm | |
SOIC (20) | 12.80 mm × 7.50 mm | |
TSSOP (20) | 6.50 mm × 4.40 mm |
Changes from K Revision (March 2005) to L Revision
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
1 | 1OE | I | Output Enable 1 |
2 | 1A1 | I | 1A1 Input |
3 | 2Y4 | O | 2Y4 Output |
4 | 1A2 | I | 1A2 Input |
5 | 2Y3 | O | 2Y3 Output |
6 | 1A3 | I | 1A3 Input |
7 | 2Y2 | O | 2Y2 Output |
8 | 1A4 | I | 1A4 Input |
9 | 2Y1 | O | 2Y1 Output |
10 | GND | — | Ground Pin |
11 | 2A1 | I | 2A1 Input |
12 | 1Y4 | O | 1Y4 Output |
13 | 2A2 | I | 2A2 Input |
14 | 1Y3 | O | 1Y3 Output |
15 | 2A3 | I | 2A3 Input |
16 | 1Y2 | O | 1Y2 Output |
17 | 2A4 | I | 2A4 Input |
18 | 1Y1 | O | 1Y1 Output |
19 | 2OE | I | Output Enable 2 |
20 | VCC | — | Power Pin |
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
VCC | Supply voltage range | –0.5 | 6.5 | V | |
VI | Input voltage range(2) | –0.5 | 6.5 | V | |
VO | Voltage range applied to any output in the high-impedance or power-off state(2) | –0.5 | 6.5 | V | |
VO | Voltage range applied to any output in the high or low state(2)(3) | –0.5 | VCC + 0.5 | V | |
IIK | Input clamp current | VI < 0 | –50 | mA | |
IOK | Output clamp current | VO < 0 | –50 | mA | |
IO | Continuous output current | ±50 | mA | ||
Continuous current through VCC or GND | ±100 | mA |
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
Tstg | Storage temperature range | –65 | 150 | °C | |
V(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) | 0 | 2000 | V |
Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2) | 0 | 1000 |
THERMAL METRIC(1) | SN74LVC2244A | UNIT | ||||||
---|---|---|---|---|---|---|---|---|
DB | DBQ | DGV | DW | NS | PW | |||
20 PINS | ||||||||
RθJA | Junction-to-ambient thermal resistance | 94.5 | 94.7 | 114.7 | 88.3 | 74.7 | 102.5 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 56.2 | 47.9 | 29.8 | 51.1 | 40.5 | 35.9 | |
RθJB | Junction-to-board thermal resistance | 49.7 | 45.0 | 56.2 | 50.9 | 42.3 | 53.5 | |
ψJT | Junction-to-top characterization parameter | 18.1 | 11.0 | 0.8 | 20.0 | 14.3 | 2.2 | |
ψJB | Junction-to-board characterization parameter | 49.5 | 44.6 | 55.5 | 50.5 | 41.9 | 52.9 | |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | n/a | n/a | n/a |
PARAMETER | TEST CONDITIONS | VCC | –40°C to 85°C | –40°C to 125°C | UNIT | |||||
---|---|---|---|---|---|---|---|---|---|---|
MIN | TYP(1) | MAX | MIN | TYP(1) | MAX | |||||
VOH | IOH = –100 μA | 1.65 V to 3.6 V |
VCC – 0.2 | VCC – 0.2 | V | |||||
IOH = –2 mA | 1.65 V | 1.2 | 1.2 | |||||||
IOH = –4 mA | 2.3 V | 1.7 | 1.7 | |||||||
2.7 V | 2.2 | 2.2 | ||||||||
IOH = –6 mA | 3 V | 2.4 | 2.4 | |||||||
IOH = –8 mA | 2.7 V | 2 | 2 | |||||||
IOH = –12 mA | 3 V | 2 | 2 | |||||||
VOL | IOL = 100 μA | 1.65 V to 3.6 V |
0.2 | 0.2 | V | |||||
IOL = 2 mA | 1.65 V | 0.45 | 0.45 | |||||||
IOL = 4 mA | 2.3 V | 0.7 | 0.7 | |||||||
2.7 V | 0.4 | 0.4 | ||||||||
IOL = 6 mA | 3 V | 0.55 | 0.55 | |||||||
IOL = 8 mA | 2.7 V | 0.6 | 0.6 | |||||||
IOL = 12 mA | 3 V | 0.8 | 0.8 | |||||||
II | VI = 0 to 5.5 V | 3.6 V | ±5 | ±5 | μA | |||||
Ioff | VI or VO = 5.5 V | 0 | ±10 | ±10 | μA | |||||
IOZ | VO = 0 to 5.5 V | 3.6 V | ±10 | ±10 | μA | |||||
ICC | VI = VCC or GND | IO = 0 | 3.6 V | 10 | 10 | μA | ||||
3.6 V ≤ VI ≤ 5.5 V(2) | 10 | 10 | ||||||||
ΔICC | One input at VCC – 0.6 V, Other inputs at VCC or GND | 2.7 V to 3.6 V |
500 | 500 | μA | |||||
Ci | VI = VCC or GND | 3.3 V | 4 | 4 | pF | |||||
Co | VO = VCC or GND | 3.3 V | 5.5 | 5.5 | pF |
PARAMETER | FROM (INPUT) |
TO (OUTPUT) |
VCC = 1.8 V ± 0.15 V |
VCC = 2.5 V ± 0.2 V |
VCC = 2.7 V | VCC = 3.3 V ± 0.3 V |
UNIT | ||||
---|---|---|---|---|---|---|---|---|---|---|---|
MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | ||||
tpd | A | Y | 10.9 | 7.9 | 6.4 | 1.5 | 5.5 | ns | |||
ten | OE | Y | 12.6 | 9.6 | 8.1 | 1 | 7.1 | ns | |||
tdis | OE | Y | 12.1 | 7.8 | 7.3 | 1.5 | 6.8 | ns |
PARAMETER | FROM (INPUT) |
TO (OUTPUT) |
VCC = 1.8 V ± 0.15 V |
VCC = 2.5 V ± 0.2 V |
VCC = 2.7 V | VCC = 3.3 V ± 0.3 V |
UNIT | ||||
---|---|---|---|---|---|---|---|---|---|---|---|
MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | ||||
tpd | A | Y | 12.4 | 10 | 7.1 | 1.5 | 6.5 | ns | |||
ten | OE | Y | 14.1 | 11.7 | 8.5 | 1 | 7.8 | ns | |||
tdis | OE | Y | 13.6 | 9.9 | 7.8 | 1.5 | 7.6 | ns |
This octal buffer and line driver is designed for 1.65-V to 3.6-V VCC operation. The SN74LVC2244A device is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. The outputs, which are designed to sink up to 12 mA, include equivalent 26-ohm resistors to reduce overshoot and undershoot.
INPUTS | OUTPUT Y |
|
---|---|---|
OE | A | |
L | H | H |
L | L | L |
H | X | Z |
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.
The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μf is recommended; if there are multiple VCC pins, then 0.01 μf or 0.022 μf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μf and a 1 μf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.
When using multiple-bit logic devices, inputs should never float.
In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.
All other trademarks are the property of their respective owners.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
TI E2E Community : e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright© 2014, Texas Instruments Incorporated