Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Menu
Product
Email
PDF
Order now
LMK1D1208 Low-Additive Jitter, Eight LVDS Outputs Clock Buffer Evaluation Board
SNAU259
August 2021
LMK1D1208
CONTENTS
SEARCH
LMK1D1208 Low-Additive Jitter, Eight LVDS Outputs Clock Buffer Evaluation Board
Trademarks
1
Features
2
General Description
3
Signal Path and Control Circuitry
4
Getting Started
5
Power Supply Connection
6
Input Clock Selection
6.1
Differential Input
6.2
Configuring Single-Ended Input
7
Output Clock
8
EVM Board Schematic
9
REACH Compliance
10
Bill of Materials
IMPORTANT NOTICE
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content
EVM USER'S GUIDE
LMK1D1208 Low-Additive Jitter, Eight LVDS Outputs Clock Buffer Evaluation Board
Trademarks
All trademarks are the property of their respective owners.