• Menu
  • Product
  • Email
  • PDF
  • Order now

  • OPAx187 0.001-µV/°C Drift, Low Power, Rail-to-Rail Output 36-V Operational Amplifiers Zero-Drift Series

    • SBOS807E December   2016  – May 2020 OPA187 , OPA2187 , OPA4187

      UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • OPAx187 0.001-µV/°C Drift, Low Power, Rail-to-Rail Output 36-V Operational Amplifiers Zero-Drift Series
  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      OPAx187 Offers Precision Low-Side Current Measurement Capability
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions: OPA187
    2.     Pin Functions: OPA2187
    3.     Pin Functions: OPA4187
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information: OPA187
    5. 6.5 Thermal Information: OPA2187
    6. 6.6 Thermal Information: OPA4187
    7. 6.7 Electrical Characteristics: High-Voltage Operation
    8. 6.8 Electrical Characteristics: Low-Voltage Operation
    9. 6.9 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Operating Characteristics
      2. 7.3.2 Phase-Reversal Protection
      3. 7.3.3 Input Bias Current Clock Feedthrough
      4. 7.3.4 Internal Offset Correction
      5. 7.3.5 EMI Rejection
      6. 7.3.6 Capacitive Load and Stability
      7. 7.3.7 Electrical Overstress
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 High-Side Voltage-to-Current (V-I) Converter
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curve
      2. 8.2.2 Discrete INA + Attenuation for ADC With 3.3-V Supply
      3. 8.2.3 Bridge Amplifier
      4. 8.2.4 Low-Side Current Monitor
      5. 8.2.5 Programmable Power Supply
      6. 8.2.6 RTD Amplifier With Linearization
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 11.1.1.1 TINA-TI™ (Free Software Download)
        2. 11.1.1.2 TI Precision Designs
        3. 11.1.1.3 WEBENCH® Filter Designer
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Related Links
    4. 11.4 Receiving Notification of Documentation Updates
    5. 11.5 Support Resources
    6. 11.6 Trademarks
    7. 11.7 Electrostatic Discharge Caution
    8. 11.8 Glossary
  12. 12Mechanical, Packaging, and Orderable Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • D|8
    • MSOI002K
  • DGK|8
    • MPDS028E
  • DBV|5
    • MPDS018T
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • sbos807e_oa
  • sbos807e_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

OPAx187 0.001-µV/°C Drift, Low Power, Rail-to-Rail Output 36-V Operational Amplifiers Zero-Drift Series

1 Features

  • Low offset voltage: 10 µV (maximum)
  • Zero drift: 0.001 µV/°C
  • Low noise: 15 nV/√Hz
  • PSRR: 160 dB
  • CMRR: 140 dB
  • AOL: 160 dB
  • Quiescent Current: 100 µA
  • Wide supply voltage: ±2.25 V to ±18 V
  • Rail-to-rail output operation
  • Input includes negative rail
  • Low bias current: 100 pA (typical)
  • EMI filtered inputs
  • Microsize packages

2 Applications

  • Analog input module
  • Mixed module (AI, AO, DI, DO)
  • Flow transmitter
  • Pressure transmitter
  • Test and measurement
  • Semiconductor test
  • Semiconductor manufacturing
  • Process analytics (pH, gas, concentration, force, and humidity)

3 Description

The OPAx187 series operational amplifiers use auto-zeroing techniques to simultaneously provide low-offset voltage (1 µV), and near zero drift over time and temperature. These miniature, high-precision, low-quiescent current amplifiers offer high-input impedance and rail-to-rail output swing within 5 mV of the rails into high-impedance loads. The input common-mode range includes the negative rail. Either single or dual supplies can be used in the range of 4.5 V to 36 V (±2.25 V to ±18 V).

The single version OPAx187 device is available in microsize 8-pin VSSOP, 5-pin SOT-23, and 8-pin SOIC packages. The dual version is offered in 8-pin VSSOP and 8-pin SOIC packages. The quad version is offered in 14-pin SOIC, 14-pin TSSOP, and 16-pin WQFN packages. All versions are specified for operation from –40°C to +125°C.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
OPA187 SOIC (8) 4.90 mm × 3.91 mm
SOT-23 (5) 2.90 mm × 1.60 mm
VSSOP (8) 3.00 mm × 3.00 mm
OPA2187 SOIC (8) 4.90 mm × 3.91 mm
VSSOP (8) 3.00 mm × 3.00 mm
OPA4187 SOIC (14) 8.70 mm × 3.90 mm
TSSOP (14) 5.00 mm × 4.40 mm
WQFN (16) 4.00 mm × 4.00 mm
  1. For all available packages, see the package option addendum at the end of the data sheet.

Device Images

OPAx187 Offers Precision Low-Side Current Measurement Capability

OPA187 OPA2187 OPA4187 ai_low_side_curr_mon_diff_OPAx187.gif

4 Revision History

Changes from D Revision (December 2018) to E Revision

  • Changed OPA4187 RUM (WQFN) package from preview to production data (active)Go

Changes from C Revision (December 2018) to D Revision

  • Changed OPA4187 SOIC and TSSOP packages from product preview to production dataGo
  • Changed offset drift (high and low supply) max to ±15nV/°CGo

Changes from B Revision (October 2018) to C Revision

  • First release of production OPA187 SOIC deviceGo

Changes from A Revision (July 2017) to B Revision

  • Changed OPA187 SOIC status to previewGo
  • Changed OPA4187 SOIC, TSSOP and WQFN status to previewGo
  • Changed offset drift (high supply) typical from ±5 nV/℃ to ±1 nV/℃ and max from ±50 nV/℃ to ±20 nV/℃ Go
  • Changed input bias current max (high supply) from ±5 nA to ±7.5 nAGo
  • Changed input offset current max (high supply) from ±5 nA to ±14.5 nAGo
  • Changed offset drift (low supply) typical from ±5 nV/℃ to ±1 nV/℃ and max from ±50 nV/℃ to ±20 nV/℃Go
  • Changed Offset Voltage Production Distribution figureGo

Changes from * Revision (December 2016) to A Revision

  • Deleted VSON package option from the DescriptionGo
  • Deleted VSON package option from the Device Information tableGo
  • Added WQFN package option to the Device Information tableGo
  • Deleted OPA187 DRG package option from Pin Configuration and FunctionsGo
  • Added WQFN package to Pin Configuration and FunctionsGo

5 Pin Configuration and Functions

OPA187: DBV Package
5-Pin SOT-23
Top View
OPA187 OPA2187 OPA4187 DAPPER_Single_SOT23.gif
OPA187: D and DGK Packages
8-Pin SOIC and 8-pin VSSOP
Top View
OPA187 OPA2187 OPA4187 DAPPER_Single_DIP.gif

Pin Functions: OPA187

PIN I/O DESCRIPTION
NAME DBV D and DGK
+IN 3 3 I Non-inverting input
–IN 4 2 I Inverting input
NC — 1, 5, 8 — No connection (can be left floating)
OUT 1 6 O Output signal
V+ 5 7 — Positive (highest) supply voltage
V– 2 4 — Negative (lowest) supply voltage
OPA2187: D and DGK Packages
8-Pin SOIC and 8-Pin VSSOP
Top View
OPA187 OPA2187 OPA4187 DAPPER_Dual_DIP.gif

Pin Functions: OPA2187

PIN I/O DESCRIPTION
NAME D and DGK
+IN A 3 I Non-inverting input, channel A
–IN A 2 I Inverting input, channel A
+IN B 5 I Non-inverting input, channel B
–IN B 6 I Inverting input, channel B
OUT A 1 O Output, channel A
OUT B 7 O Output, channel B
V+ 8 — Positive (highest) supply voltage
V– 4 — Negative (lowest) supply voltage
OPA4187: D and PW Packages
14-pin SOIC and 14-Pin TSSOP
Top View
OPA187 OPA2187 OPA4187 DAPPER_Quad_DIP.gif
OPA4187: RUM Package
16-pin WQFN
Top View

Pin Functions: OPA4187

PIN I/O DESCRIPTION
NAME D and PW RUM
+IN A 3 2 I Non-inverting input, channel A
–IN A 2 1 I Inverting input, channel A
+IN B 5 4 I Non-inverting input, channel B
–IN B 6 5 I Inverting input, channel B
+IN C 10 9 I Non-inverting input, channel C
–IN C 9 8 I Inverting input, channel C
+IN D 12 11 I Non-inverting input, channel D
–IN D 13 12 I Inverting input, channel D
OUT A 1 15 O Output, channel A
OUT B 7 6 O Output, channel B
OUT C 8 7 O Output, channel C
OUT D 14 14 O Output, channel D
V+ 4 3 — Positive (highest) supply voltage
V– 11 10 — Negative (lowest) supply voltage
NC — 13, 16 — No internal connection (can be left floating)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Voltage Supply, VS = (V+) – (V–) 40 V
Signal input pin(2) (V–) – 0.5 (V+) + 0.5
Signal output pin(3) (V–) – 0.5 (V+) + 0.5
Current Signal input pin(2) –10 10 mA
Signal output pin(3) –55 55 mA
Output short-circuit(4) Continuous Continuous
Temperature Operating range, TA –55 150 °C
Junction, TJ 150
Storage, Tstg –65 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to ±10 mA or less.
(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5 V beyond the supply rails should be current limited to ±55 mA or less.
(4) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±4000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±1500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
(V+) – (V–) Supply voltage 4.5 (±2.25) 36 (±18) V
TA Operating temperature –40 150 °C

6.4 Thermal Information: OPA187

THERMAL METRIC(1) OPA187 UNIT
5 PINS 8 PINS
DBV (SOT-23) DGK (VSSOP) D (SOIC)
RθJA Junction-to-ambient thermal resistance 273.8 159 100.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 126.8 37 42.4 °C/W
RθJB Junction-to-board thermal resistance 85.9 49 41.0 °C/W
ψJT Junction-to-top characterization parameter 10.9 1.2 4.8 °C/W
ψJB Junction-to-board characterization parameter 84.9 77.1 40.3 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Thermal Information: OPA2187

THERMAL METRIC(1) OPA2187 UNIT
8 PINS
DGK (VSSOP) D (SOIC)
RθJA Junction-to-ambient thermal resistance 159 100.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 37 42.4 °C/W
RθJB Junction-to-board thermal resistance 49 41.0 °C/W
ψJT Junction-to-top characterization parameter 1.2 4.8 °C/W
ψJB Junction-to-board characterization parameter 77.1 40.3 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale