Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Data Sheet
SN74AHCT165
8-Bit Parallel-Load Shift Register with TTL-Compatible Inputs
1 Features
- Operating range 4.5-V to 5.5-V
VCC
- TTL-Compatible inputs
- Low delay, 7 ns (25 °C, 5 V)
- Latch-up performance exceeds 250
mA
per JESD 17