Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
SN74LV4T125 Single Power Supply Quadruple Buffer Translator GATE With 3-State Output CMOS Logic Level Shifter
1 Features
- Single-Supply Voltage Translator at
5.0-V, 3.3-V, 2.5-V, and 1.8-V VCC - Operating Range of 1.8 V to 5.5 V
- Up Translation
- 1.2 V(1) to 1.8 V at 1.8-V VCC
- 1.5 V(1) to 2.5 V at 2.5-V VCC
- 1.8 V(1) to 3.3 V at 3.3-V VCC
- 3.3 V to 5.0 V at 5.0-V VCC
- Down Translation
- 3.3 V to 1.8 V at 1.8-V VCC
- 3.3 V to 2.5 V at 2.5-V VCC
- 5.0 V to 3.3 V at 3.3-V VCC
- Logic Output is Referenced to VCC
- Characterized up to 50 MHz at 3.3-V VCC
- 5.5 V Tolerance on Input Pins
- –40°C to 125°C Operating Temperature Range
- Pb-Free Packages Available: SC-70 (RGY)
- Latch-Up Performance Exceeds 250 mA Per
JESD 17 - Supports Standard Logic Pinouts
- Ioff Support Partial-Power-Down Mode Operation
- CMOS Output B Compatible with AUP125, LVC125 (1)