• Menu
  • Product
  • Email
  • PDF
  • Order now

  • TL103Wx Dual Operational Amplifiers With Internal Reference

    • SLOS437R April   2004  – April 2024 TL103W , TL103WA , TL103WB

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • TL103Wx Dual Operational Amplifiers With Internal Reference
  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics: OP AMP1 (VREF at Noninverting input)
    6. 5.6 Electrical Characteristics: OP AMP2 (Independent Amplifier)
    7. 5.7 Typical Characteristics: TL103WB
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Internal Reference
      2. 6.3.2 Input Common Mode Range
      3. 6.3.3 EMI Rejection
    4. 6.4 Device Functional Modes
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Isolated Flyback CC/CV Feedback
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
          1. 7.2.1.2.1 Constant Current Circuit
          2. 7.2.1.2.2 Constant Voltage Circuit
      2. 7.2.2 Constant Current Sink
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information
  12. IMPORTANT NOTICE

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • D|8
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • slos437r_oa
  • slos437r_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Data Sheet

TL103Wx Dual Operational Amplifiers With Internal Reference

1 Features

  • New TL103WB, a pin-compatible upgrade to the TL103W and TL103WA
  • Improved specifications of B version amplifiers:
    • Supply range: 3V to 36V
    • Low maximum input offset voltage: ±2mV (25°C) and ±2.5mV (full temperature)
    • Gain bandwidth: 1.2MHz
    • Total supply current: 550μA
    • EMI rejection: integrated RF and EMI filter
    • Temperature range: –40°C to 125°C
  • Improved specifications of B version reference:
    • Fixed 2.5V reference
    • Tight tolerance maximum of 0.44% (25°C) and 1.04% (full temperature)
    • Wide sink-current range:
      0.2mA (typical) to 100mA

2 Applications

  • Battery chargers
  • Switch-mode power supplies
  • Linear voltage regulation
  • Data-acquisition systems
  • Precision constant current sink

3 Description

The TL103Wx devices combine the building blocks of a dual operational amplifier and a fixed voltage reference – both of which are often used in the control circuitry of switch-mode and linear power supplies. OP AMP1 has the noninverting input internally tied to a fixed 2.5V reference, while OP AMP2 is independent, with both inputs uncommitted.

The upgraded TL103WB features improvements such as a wider supply range (up to 36V), lower supply current (275μA/amp) and tighter voltage regulation. This regulation can be achieved through low offset voltages for both operational amplifiers (0.3mV typical) and tight tolerances for the voltage reference (0.44% at 25°C and 1.04% over operating temperature range).

The TL103WB has a widened temperature range of –40°C to 125°C.

Package Information
PART NUMBER CHANNEL COUNT PACKAGE(1) PACKAGE SIZE(2)
TL103W
TL103WA		 Dual + Reference D (SOIC, 8) 4.9mm × 6mm
TL103WB D (SOIC, 8) 4.9mm × 6mm
DDF (SOT-23, 8) 2.9mm × 2.8mm
(1) For more information, see Section 10.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.
GUID-20230926-SS0I-GXL1-FKQP-BNHZ9KTRRCQR-low.svg Typical Application Circuit

4 Pin Configuration and Functions

GUID-498CBD37-B181-4ADE-A53D-B2B1FBA10930-low.gifFigure 4-1 D and DDF Packages,
8-Pin SOIC and SOT-23-THN
(Top View)
Table 4-1 Pin Functions
PIN TYPE(1) DESCRIPTION
NAME NO.
1OUT 1 O Opamp 1 output
1IN– 2 I Opamp 1 inverting input
1IN+ 3 I Opamp 1 non-inverting input and Shunt reference cathode terminal
VCC– 4 I Negative Supply Voltage
2IN+ 5 I Opamp 2 non-inverting input
2IN– 6 I Opamp 2 inverting input
2OUT 7 O Opamp 2 output
VCC+ 8 I Positive Supply Voltage
(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
VCC± Supply voltage TL103W/TL103WA 0 36 V
TL103WB 0 40
VID Operational amplifier input differential voltage 36 V
VI Operational amplifier input voltage range(2) (VCC-) - 0.3 VCC+ V
IKA Voltage reference cathode current 100 mA
TJ Maximum junction temperature 150 °C
Tstg Storage temperature range –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Not applicable to pin 4 (1IN+)

5.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2500 V
Charged device model (CDM), per JEDEC specification JESD22-C101(2) ±1000
(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC± Supply voltage TL103W/TL103WA 3 32 V
TL103WB 3 36
VICR Input common-mode voltage range  VCC- (VCC+) - 2 V
IK Cathode current TL103W/TL103WA 0.5 100 mA
TL103WB 0.2 100
TA Operating free-air temperature TL103W/TL103WA –40 105 °C
TL103WB –40 125

5.4 Thermal Information

THERMAL METRIC(1) TL103Wx UNIT
SOIC (D) SOT-23 (DDF)
8 PINS 8 PINS
RθJA Junction-to-ambient thermal resistance 135.4 170.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 77.3 89.7 °C/W
RθJB Junction-to-board thermal resistance 78.9 87.5 °C/W
ΨJT Junction-to-top characterization parameter 27.4 7.5 °C/W
ΨJB Junction-to-board characterization parameter 78.1 87.3 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance – – °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics: OP AMP1 (VREF at Noninverting input)

VCC+ = 5V, VCC- = GND, TA = 25°C (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
AMPLIFIER
VIO Input offset voltage VICM = 0V  TL103W ±1 ±4 mV
Full range ±5
TL103WA ±0.5 ±3.0
Full range ±5
TL103WB ±0.3 ±2
Full range ±2.5
αVIO Input offset-voltage drift TL103W/TL103WA Full range ±7 µV/°C
TL103WB Full range ±2
IIB Input bias current (negative input) TL103W/TL103WA -20 nA
TL103WB -15
AVD Large-signal voltage gain VCC+ = 15V, RL = 2kΩ, VICM = 0 V TL103W/TL103WA 100 V/mV
TL103WB 210
PSRR Supply-voltage rejection ratio VCC+ = 5V to 30V, VICM = 0V TL103W/TL103WA 65 100 dB
TL103WB 99 114
IO Output current VCC+ = 15V, VO = 2V, VID = 1V Source 20 40 mA
Sink TL103W/TL103WA 10 12
TL103WB 10 24
VCC+ = 15V, VO = 0.2V, VID = -1V Sink TL103W/TL103WA 12 50 μA
TL103WB 60 100
ISC Short-circuit to GND VCC+ = 15V ±40 ±68 mA
VO Voltage output swing from rail VCC+ = 30V, RL = 2kΩ Positive Rail (VCC+) TL103W/TL103WA 26 27 V
Full range 26
TL103WB 27.4 28.3
Full range 27.4
VCC+ = 30V, RL = 10kΩ Positive Rail (VCC+) TL103W/TL103WA 27 28
Full range 27
TL103WB 27.6 28.6
Full range 27.6
RL = 10kΩ Negative Rail (VCC-) 5 20 mV
Full range 20
SR Slew rate at unity gain VCC+ = 15V, CL = 100pF, RL = 2kΩ, VI = 0.5V to 2V, unity gain TL103W/TL103WA 0.2 0.4 V/µs
TL103WB 0.2 0.5
GBW Gain bandwidth product VCC+ = 30V, VI = 10mV, CL = 100pF, RL = 2kΩ, f = 100kHz TL103W/TL103WA 0.5(1) 0.9 MHz
VCC+ = 36V, VI = 10mV, CL = 100pF, RL = 2kΩ, f = 100kHz TL103WB 0.7(1) 1.2
THD Total harmonic distortion VCC+ = 30V, VO = 2VPP, CL = 100pF, RL = 2kΩ, f = 1kHz, AV = 20dB TL103W/TL103WA 0.02 %
VCC+ = 36V, VO = 2VPP, CL = 100pF, RL = 2kΩ, f = 1kHz, AV = 20dB TL103WB 0.005
ICC Total supply current, excluding cathode-current reference (both amplifiers) VCC+ = 5V, no load TL103W/TL103WA 0.7 1.2 mA
VCC+ = 30V, no load Full range 2
VCC+ = 5V, no load TL103WB 0.55 0.77
VCC+ = 36V, no load Full range 1.35
VOLTAGE REFERENCE
Vref Reference Voltage IK = 10mA TL103W 2.482 2.5 2.518 V
Full Range 2.465 2.535 V
TL103WA/TL103WB 2.489 2.5 2.511 V
Full Range 2.474 2.526 V
ΔVref Reference input voltage deviation over temperature range IK = 10mA TL103W Full Range 7 35(1) mV
TL103WA/TL103WB Full Range 7 26(1) mV
Imin Minimum cathode current for regulation TL103W/TL103Wx 0.5 1 mA
TL103WB 0.2 1
|ZKA| Dynamic impedance IKA = 1mA to 100mA, f < 1kHz 0.45 0.8 Ω
(1) Not tested in production, limits set by characterization and simulation.

5.6 Electrical Characteristics: OP AMP2 (Independent Amplifier)

VCC+ = 5V, VCC- = GND, TA = 25°C (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
VIO Input offset voltage VICM = 0V TL103W ±1 ±4 mV
Full range ±5
TL103WA ±0.5 ±3.0
Full range ±5
TL103WB ±0.3 ±2
Full range ±2.5
αVIO Input offset-voltage drift TL103W/TL103WA Full range ±7 µV/°C
TL103WB Full range ±2
IIO Input offset current TL103W/TL103WA ±2 ±75 nA
Full range ±150
TL103WB ±0.5 ±4
Full range ±5
IIB Input bias current TL103W/TL103WA -20 -150 nA
Full range -200
TL103WB -15
-35
 
Full range -50
AVD Large-signal voltage gain VCC+ = 15V, RL = 2kΩ, VO = 1.4V to 11.4V TL103W/TL103WA 50 100 V/mV
Full range 25 100
TL103WB 77 210
Full range 45 210
PSRR Supply-voltage rejection ratio VCC+ = 5V to 30V TL103W/TL103WA 65 100 dB
TL103WB 99 114
VICR Input common-mode voltage range VCC+ = 30V VCC- (VCC+) – 1.5 V
Full range VCC- (VCC+) – 2
CMRR Common-mode rejection ratio VCC+ = 30V TL103W/TL103WA 70 95 dB
Full range 60
TL103WB 93 104
Full range 70
IO Output current VCC+ = 15V, VO = 2V,  VID = 1V Source 20 40 mA
Sink TL103W/TL103WA 10 12
TL103WB 10 24
VCC+ = 15V, VO = 0.2V, VID = -1V Sink TL103W/TL103WA 12 50 μA
TL103WB 60 100
ISC Short-circuit to GND VCC+ = 15V ±40 ±68 mA
VO Voltage output swing from rail VCC+ = 30V, RL = 2kΩ Positive Rail (VCC+) TL103W/TL103WA 26 27 V
Full range 26
TL103WB 27.4 28.3
Full range 27.4
VCC+ = 30V, RL = 10kΩ Positive Rail (VCC+) TL103W/TL103WA 27 28
Full range 27
TL103WB 27.6 28.6
Full range 27.6
RL = 10kΩ Negative Rail (VCC-) 5 20 mV
Full range 20
SR Slew rate at unity gain VCC+ = 15V, CL = 100pF, RL = 2kΩ, VI = 0.5V to 2V, unity gain TL103W/TL103WA 0.2 0.4 V/µs
TL103WB 0.2 0.5
GBW Gain bandwidth product VCC+ = 30V, VI = 10mV, CL = 100pF, RL = 2kΩ, f = 100kHz TL103W/TL103WA 0.5(1) 0.9 MHz
VCC+ = 36V, VI = 10mV, CL = 100pF, RL = 2kΩ, f = 100kHz TL103WB 0.7(1) 1.2
THD Total harmonic distortion VCC+ = 30V, VO = 2VPP, CL = 100pF, RL = 2kΩ, f = 1kHz, AV = 20dB TL103W/TL103WA 0.02 %
VCC+ = 36V, VO = 2VPP, CL = 100pF, RL = 2kΩ, f = 1kHz, AV = 20dB TL103WB 0.005
Vn Equivalent input noise voltage VCC+ = 30V, RS = 100 Ω, f = 1kHz TL103W/TL103WA  50 nV/√Hz
VCC+ = 36V, RS = 100 Ω, f = 1kHz TL103WB  38
ICC Total supply current, excluding cathode-current reference (both amplifiers) VCC+ = 5V, no load TL103W/TL103WA 0.7 1.2 mA
VCC+ = 30V, no load Full range 2
VCC+ = 5V, no load TL103WB 0.55 0.77
VCC+ = 36V, no load Full range 1.35
(1) Not tested in production, limits set by characterization and simulation.

5.7 Typical Characteristics: TL103WB

at TA ≅ 25°C, VCC = 36V (±18V), VCM = VCC / 2, RL = 10kΩ connected to VCC / 2 (unless otherwise noted)

GUID-20230831-SS0I-F20H-2W64-ZTP051C9DBHG-low.svg
VCC = 5V, No. of devices = 34
μ = 61.4 µV, σ = 166.5 µV
Figure 5-1 Offset Voltage Distribution Histogram
GUID-20230831-SS0I-QSG3-3S3T-CQ2DS5H7FTK2-low.svg
No. of devices = 34
Figure 5-3 Offset Voltage vs Common-Mode
GUID-20230831-SS0I-HRBB-QCNL-QC37QGGMTNNZ-low.svg
Figure 5-5 Quiescent Current vs Temperature
GUID-20230725-SS0I-JDKD-8MSR-9S40ZHL0VQX4-low.svg
Figure 5-7 Open-Loop Output Impedance vs Frequency
GUID-20230905-SS0I-5XLS-B5ZV-LMQXJTPW2XRT-low.svg
Figure 5-9 Output Voltage vs Output Current (Sinking)
GUID-20230725-SS0I-LVHB-FHJH-X5GFSW2FLC2G-low.svg
Figure 5-11 PSRR and CMRR vs Frequency
GUID-20230831-SS0I-VBWG-J44X-TGBJ1TR8F3V4-low.svg
Figure 5-13 CMRR vs Temperature
GUID-20230831-SS0I-FWXH-PGH9-KVD3K68KKJ69-low.svg
VCC = 30V, VOUT = 2VPP, RL = 2kΩ, CL = 100pF, AV = 20dB
Figure 5-15 Total Harmonic Distortion vs Frequency
GUID-20230831-SS0I-S7LW-J8LV-KP2P8GP7PKK5-low.svg
f = 1kHz, RL = 2kΩ, BW = 80kHz, AV = 0dB
Figure 5-17 Total Harmonic Distortion + Noise vs Amplitude
GUID-20230831-SS0I-S5D0-VZ3R-N1SKLB4DL64C-low.svg
VCC = 5V
Figure 5-19 Cathode Current vs Cathode Voltage
GUID-20230831-SS0I-G2C3-PHBT-DDLC47CM4SR8-low.svg
VCC = 5V, IK = 10 mA
Figure 5-21 Reference Dynamic Impedance vs Frequency
GUID-20230725-SS0I-WRSW-XCLF-LSKBGSNRLPG7-low.svg
Figure 5-23 EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency
GUID-20230831-SS0I-X3NX-36CX-SDBBG7VZ03LS-low.svg
VCC = 5V, No. of devices = 34
μ = 1.18 µV/°C, σ = 0.81 µV/°C
Figure 5-2 Offset Voltage Drift Distribution Histogram
GUID-20230831-SS0I-0JP4-NVKS-M16VQW6KGPBL-low.svg
VCC = 5V
Figure 5-4 Bias Current vs Temperature
GUID-20230725-SS0I-HSPH-0NGH-T90XZTFV914C-low.svg
RL = 2kΩ
Figure 5-6 Open-Loop Gain and Phase vs Frequency
GUID-20230725-SS0I-BHP3-7V79-PGP4PZR5HMVT-low.svg
Figure 5-8 Closed-Loop Gain vs Frequency
GUID-20230905-SS0I-MVLX-VRJC-RDWD3ZGQHCMC-low.svg
Figure 5-10 Output Voltage vs Output Current (Sourcing)
GUID-20230831-SS0I-TRHP-T7Q0-9L600Q8FWCDZ-low.svg
VCC = 5V to 36V
Figure 5-12 Supply-Voltage Rejection Ratio vs Temperature
GUID-20230725-SS0I-THM7-WVFH-NQJXSJ9SRJGR-low.svg
Figure 5-14 Input Voltage Noise Spectral Density vs Frequency
GUID-20230831-SS0I-74JB-MFPD-4ZNWNBZZKQQ0-low.svg
VOUT = 2VPP, RL = 2kΩ, BW = 80kHz, AV = 0dB
Figure 5-16 Total Harmonic Distortion + Noise vs Frequency
GUID-20230905-SS0I-KMZH-QJRG-FL8X5QVSHWJG-low.svg
VCC = 5V, IK= 10 mA
Figure 5-18 Reference Voltage vs Temperature
GUID-20230831-SS0I-FH94-HRXT-PRFMWX84MBW6-low.svg
VCC = 5V
Figure 5-20 Reference Dynamic Impedance vs Temperature
GUID-20230725-SS0I-7PRQ-MQ8W-DJSWPWK5G7TT-low.svg
The area under the curve represents typical conditions that can cause the device to oscillate
Figure 5-22 Reference Stability vs Capacitive Load

6 Detailed Description

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale