

ADS1000-Q1 車載用、I²C インターフェイス搭載の低消費電力、1 チャンネル、128SPS、12 ビット、デルタ・シグマ A/D コンバータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: -40°C ~ +125°C, T_A
- 小型 SOT-23 パッケージに封止された包括的な 12 ビット・データ・アキュイジション・システム
- 低消費電力: わずか 90µA
- 積分非直線性: 最大 1LSB
- 単一サイクル変換
- プログラマブル・ゲイン・アンプ:
 - ゲイン = 1、2、4、または 8
- データ・レート: 128SPS
- 2 つのアドレスを使用できる I²C インターフェイス
- 電源: 2.7V ~ 5.5V

2 アプリケーション

- 車載ヘッド・ユニット
- 車載用バッテリー管理システム (BMS)
- 車載用オンボード充電器
- HV/EV (ハイブリッド車と電気自動車) のインバータ
- ガス・センサ:
 - NO_x センサ
 - すすと粒状物質 (PM) センサ
 - 酸素 (O₂、ラムダ、A/F) センサ
 - アンモニア (NH₃) センサ
 - その他の排出ガス・センサおよびガス・センサ

3 概要

ADS1000-Q1 は、I²C 互換のシリアル・インターフェイス A/D コンバータで、差動入力と 12 ビットの分解能を持ち、小型 SOT23-6 パッケージに搭載されています。変換は、電源を基準電圧として使用し、レシオメトリックに実行されます。ADS1000-Q1 は、2.7V ~ 5.5V の単一電源電圧で動作します。


ADS1000-Q1 は、最大 128 サンプル / 秒 (SPS) のレートで変換を実行します。オンボードのプログラマブル・ゲイン・アンプ (PGA) は最大 8 つのゲインを実現し、小さな信号を高分解能で測定できます。シングル変換モードでは、ADS1000-Q1 は変換後に自動的にパワーダウンするため、アイドル期間中の消費電流を大幅に低減できます。

ADS1000-Q1 は、スペースと消費電力が主要な考慮事項となるアプリケーション向けに設計されています。代表的なアプリケーションとして、ヘッド・ユニット、バッテリー管理システム、オンボード・チャージャ、電磁波センサとガス・センサを挙げることができます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
ADS1000-Q1	DBV (SOT-23, 6)	2.9mm × 2.8mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



機能ブロック図



Table of Contents


1 特長.....	1	7.3 Feature Description.....	8
2 アプリケーション.....	1	7.4 Device Functional Modes.....	8
3 概要.....	1	7.5 Programming.....	9
4 Revision History.....	2	7.6 Register Maps.....	10
5 Pin Configuration and Functions.....	3	8 Application and Implementation.....	13
6 Specifications.....	4	8.1 Application Information.....	13
6.1 Absolute Maximum Ratings.....	4	8.2 Typical Applications.....	16
6.2 ESD Ratings.....	4	8.3 Power Supply Recommendations.....	18
6.3 Recommended Operating Conditions.....	4	8.4 Layout.....	18
6.4 Thermal Information.....	5	9 Device and Documentation Support.....	19
6.5 Electrical Characteristics.....	5	9.1 ドキュメントの更新通知を受け取る方法.....	19
6.6 Timing Requirements.....	6	9.2 サポート・リソース.....	19
6.7 Timing Diagram.....	6	9.3 Trademarks.....	19
6.8 Typical Characteristics.....	7	9.4 静電気放電に関する注意事項.....	19
7 Detailed Description.....	8	9.5 用語集.....	19
7.1 Overview.....	8	10 Mechanical, Packaging, and Orderable Information.....	19
7.2 Functional Block Diagram.....	8		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (April 2015) to Revision C (June 2023)	Page
• ドキュメントのタイトルを変更.....	1
• I^2C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更.....	1
• Added first column to <i>Absolute Maximum Ratings</i> table, changed <i>Analog input voltage</i> parameter minimum and maximum specifications and <i>Digital input voltage</i> parameter minimum specifications.....	4
• Added ESD classification levels to <i>ESD Ratings</i> table.....	4
• Deleted <i>Power-supply voltage</i> parameter from <i>Electrical Characteristics</i> table.....	5
• Changed <i>SCLK</i> to <i>SCL</i> in <i>Timing Requirements</i> table.....	6
• Changed bit setting notation from hexadecimal to binary where beneficial for clarity throughout <i>Register Map</i> section.....	10
• Added <i>RW</i> type to bits 4, 1, and 0 and clarified bit 4 description in <i>Configuration Register Field Descriptions</i> table.....	11
• Deleted <i>PGA Bits</i> table, added description to <i>PGA[1:0]</i> bit field in <i>Configuration Register Field Descriptions</i> table.....	11
• Changed and moved <i>Timing Diagram for Reading from the ADS1000-Q1</i> figure to the <i>Reading From the ADS1000-Q1</i> section.....	12
• Changed <i>Timing Diagram for Writing to the ADS1000-Q1</i> figure.....	12
• Changed <i>Connecting Multiple ADS1000-Q1 Devices</i> figure.....	14
• Changed <i>Using GPIO With a Single ADS1000-Q1</i> figure.....	14
• Deleted level-shifting discussion from <i>Single-Ended Inputs</i> section.....	15
• Changed first paragraph in <i>Single-Ended Inputs</i> section.....	15
• Changed <i>Current Shunt Monitor Application</i> figure.....	16
• Changed V_{supply} to V_{DD} in 式 9.....	16
Changes from Revision A (August 2010) to Revision B (April 2015)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1

5 Pin Configuration and Functions



Marking text direction indicates pin 1. Marking text depends on I²C address; see the [Mechanical, Packaging, and Orderable Information](#) section.

图 5-1. DBV Package, 6-Pin SOT-23 (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	2	—	Ground
SCL	3	I	Serial clock line
SDA	4	I/O	Serial data line
V _{DD}	5	I	Power supply
V _{IN-}	6	I	Negative differential input
V _{IN+}	1	I	Positive differential input

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	V _{DD} to GND	-0.3	6	V
Input current	Momentary		100	mA
	Continuous		10	
Analog input voltage	V _{IN+} , V _{IN-}	GND – 0.3	V _{DD} + 0.3	V
Digital input voltage	SDA, SCL	GND – 0.5	6	V
Temperature	Junction, T _J		150	°C
	Operating, T _A	-40	125	
	Storage	-60	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC-Q100-002 ⁽¹⁾ HBM ESD classification level 2	±2000	V	
		Charged device model (CDM), per AEC-Q100-011 CDM ESD classification level C4B	All pins		±500
			Corner pins		±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
POWER-SUPPLY REQUIREMENTS					
V _{DD}	Power-supply voltage	2.7		5.5	V
ANALOG INPUT					
V _{IN+} , V _{IN-}	Absolute input voltage	GND – 0.2		V _{DD} + 0.2	V
V _{IN+} – V _{IN-}	Full-scale input voltage		±V _{DD} / PGA ⁽¹⁾		V

- (1) Each input, V_{IN+} and V_{IN-}, must meet the absolute input voltage specifications.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	126.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	20.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	33.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

6.5 Electrical Characteristics


all specifications at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 5\text{ V}$, $\text{GND} = 0\text{ V}$, and all PGA gain settings (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
	Differential input impedance			2.4 / PGA		MΩ
	Common-mode input impedance			8		MΩ
SYSTEM PERFORMANCE						
	Resolution	No missing codes	12			Bits
	Data rate		104	128	184	SPS
INL	Integral nonlinearity			±0.1	1	LSB
	Offset error			1	±2	LSB
	Gain error			0.01%	0.1%	
DIGITAL INPUT/OUTPUT						
Logic level						
V_{IH}	Input voltage, high		0.7 V_{DD}		6	V
V_{IL}	Input voltage, low		GND – 0.5		0.3 V_{DD}	V
V_{OL}	Output voltage, low	$I_{OL} = 3\text{ mA}$	GND		0.4	V
Input leakage						
I_{IH}	Input current, high	$V_{IH} = 5.5\text{ V}$			10	μA
I_{IL}	Input current, low	$V_{IL} = \text{GND}$	–10			μA
POWER SUPPLY						
	Supply current	Power-down		0.05	2	μA
		Active		90	150	
	Power dissipation	$V_{DD} = 5\text{ V}$		450	750	μW
		$V_{DD} = 3\text{ V}$		210		

6.6 Timing Requirements

PARAMETER		FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
$f_{(SCL)}$	SCL operating frequency		0.4		3.4	MHz
$t_{(BUF)}$	Bus free time between STOP and START conditions	600		160		ns
$t_{(HDSTA)}$	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
$t_{(SUSTA)}$	Repeated START condition setup time	600		160		ns
$t_{(SUSTO)}$	STOP condition setup time	600		160		ns
$t_{(HDDAT)}$	Data hold time	0		0		ns
$t_{(SUDAT)}$	Data setup time	100		10		ns
$t_{(LOW)}$	SCL low period	1300		160		ns
$t_{(HIGH)}$	SCL high period	600		60		ns
t_F	Clock, data fall time		300		160	ns
t_R	Clock, data rise time		300		160	ns

6.7 Timing Diagram



6-1. I²C Timing Diagram

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$ and $V_{DD} = 5\text{ V}$ (unless otherwise noted)




Figure 6-2. Supply Current vs Temperature




Figure 6-3. Supply Current vs I²C Bus Frequency




Figure 6-4. Offset Error vs Temperature




Figure 6-5. Gain Error vs Temperature




Figure 6-6. Data Rate vs Temperature


7 Detailed Description

7.1 Overview

The ADS1000-Q1 is a fully differential, 12-bit A/D converter. The ADS1000-Q1 allows users to obtain precise measurements with a minimum of effort, and the device is easy to design with and configure.

The ADS1000-Q1 consists of an A/D converter core with adjustable gain, a clock generator, and an I²C interface. Each of these blocks are described in detail in the following sections.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog-to-Digital Converter

The ADS1000-Q1 uses a switched-capacitor input stage. To external circuitry, this stage functions roughly like a resistance. The resistance value depends on the capacitor values and the rate at which the values are switched. The switching clock is generated by the onboard clock generator, so the frequency, nominally 275 kHz, is dependent on supply voltage and temperature. The capacitor values depend on the PGA setting.

The common-mode and differential input impedances are different. For a gain setting of PGA, the differential input impedance is typically $2.4 \text{ M}\Omega / \text{PGA}$. The common-mode input impedance is typically $8 \text{ M}\Omega$.

7.3.2 Clock Generator

The ADS1000-Q1 features an onboard clock generator. [Figure 6-6](#) in the *Typical Characteristics* illustrates variations in data rate over supply voltage and temperature. The ADS1000-Q1 cannot be operated with an external clock.

7.4 Device Functional Modes

7.4.1 Operating Modes

The ADS1000-Q1 operates in one of two modes: continuous conversion or single conversion.

In continuous conversion mode, the ADS1000-Q1 continuously performs conversions. When a conversion completes, the ADS1000-Q1 places the result in the output register, and immediately begins another conversion. When the ADS1000-Q1 is in continuous conversion mode, the ST/BSY bit in the configuration register always reads 1b.

In single conversion mode, the ADS1000-Q1 waits until the ST/BSY bit in the conversion register is set to 1b. When this bit is set, the ADS1000-Q1 powers up and performs a single conversion. After the conversion completes, the ADS1000-Q1 places the result in the output register, resets the ST/BSY bit to 0b, and powers down. Writing a 1b to ST/BSY while a conversion is in progress has no effect.

When switching from continuous conversion mode to single conversion mode, the ADS1000-Q1 completes the current conversion, resets the ST/BSY bit to 0b, and powers down the device.

7.4.2 Reset and Power Up

When the ADS1000-Q1 powers up, the device automatically performs a reset. As part of the reset, the ADS1000-Q1 sets all of the bits in the configuration register to the respective default settings.

The ADS1000-Q1 responds to the I²C general-call reset command. When the ADS1000-Q1 receives a general call reset, the device performs an internal reset, exactly as if the ADS1000-Q1 was just powered on.

7.5 Programming

7.5.1 I²C Interface

The ADS1000-Q1 communicates through an inter-integrated circuit (I²C) interface. The I²C interface is a two-wire, open-drain interface supporting multiple devices and controllers on a single bus. Devices on the I²C bus only drive the bus lines low, by connecting the lines to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors, so the bus wires are high when no device is driving them low. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

Communication on the I²C bus always takes place between two devices, one acting as the controller and the other acting as the target. Both controllers and targets can read and write, but targets can only do so under the direction of the controller. Some I²C devices can act as controllers or targets, but the ADS1000-Q1 can only act as a target device.

An I²C bus consists of two lines, SDA and SCL. SDA carries data, SCL provides the clock. All data are transmitted across the I²C bus in groups of eight bits. To send a bit on the I²C bus, the SDA line is driven to the bit level while SCL is low (a low on SDA indicates the bit is 0b; a high indicates the bit is 1b). When the SDA line has settled, the SCL line is brought high, then low. This pulse on SCL clocks the SDA bit into the receiver shift register.

The I²C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a controller reads from a target, the target drives the data line; when a controller sends to a target, the controller drives the data line. The controller always drives the clock line. The ADS1000-Q1 never drives SCL, because the device cannot act as a controller. On the ADS1000-Q1, SCL is an input only.

Most of the time the bus is idle, no communication takes place, and both lines are high. When communication takes place, the bus is active. Only controller devices can start a communication. These devices initiate a communication by causing a start condition on the bus. Normally, the data line is only allowed to change state while the clock line is low. If the data line changes state while the clock line is high, the data line is either a *start* condition or a *stop* condition. A start condition is when the clock line is high and the data line goes from high to low. A stop condition is when the clock line is high and the data line goes from low to high.

After the controller issues a start condition, the controller sends a byte that indicates which target device to communicate to. This byte is called the *address byte*. Each device on an I²C bus has a unique 7-bit address to which the device responds. (Targets can also have 10-bit addresses; see the I²C specification for details.) The controller sends an address in the address byte, together with a bit that indicates whether a read from or write to the target device is needed.

Every byte transmitted on the I²C bus, whether address or data, is acknowledged with an *acknowledge* bit. When a controller finishes sending a byte, eight data bits, to a target, the controller stops driving SDA and waits for the target to acknowledge the byte. The target acknowledges the byte by pulling SDA low. The controller then sends a clock pulse to clock the acknowledge bit. Similarly, when a controller has finished reading a byte, the controller pulls SDA low to acknowledge to the target that the byte has been read. The controller then sends a clock pulse to clock the bit. (Remember that the controller always drives the clock line.)

A *not-acknowledge* is performed by simply leaving SDA high during an acknowledge cycle. If a device is not present on the bus, and the controller attempts to address the device, the controller receives a not-acknowledge because no device is present at that address to pull the line low.

When a controller has finished communicating with a target, the controller can issue a stop condition. When a stop condition is issued, the bus becomes idle again. A controller can also issue another start condition. When a start condition is issued while the bus is active, this condition is called a *repeated start condition*.

Figure 6-1 illustrates a timing diagram for an ADS1000-Q1 I²C transaction. The [Timing Requirements](#) table gives the parameters for this diagram.

7.5.2 ADS1000-Q1 I²C Addresses

The ADS1000-Q1 I²C address is either 1001000b or 1001001b, set at the factory. The address is identified with an A0 or an A1 within the orderable name.

The two different I²C variants are also marked differently. Devices with an I²C address of 1001000b have packages marked *BDO*, while devices with an I²C address of 1001001b are marked with *BD1*.

7.5.3 I²C General Call

The ADS1000-Q1 responds to a general-call reset, which is an address byte of 00h followed by a data byte of 06h. The ADS1000-Q1 acknowledges both bytes.

On receiving a general-call reset, the ADS1000-Q1 performs a full internal reset, just as though the device was powered off and then on. If a conversion is in process, the conversion is interrupted; the output register is set to zero, and the configuration register returns to the default setting.

The ADS1000-Q1 always acknowledges the general call address byte of 00h, but the device does not acknowledge any general call data bytes other than 04h or 06h.

7.5.4 I²C Data Rates

The I²C bus operates in one of three speed modes: *standard*, which allows a clock frequency of up to 100 kHz; *fast*, which allows a clock frequency of up to 400 kHz; and *high-speed* mode (also called Hs mode), which allows a clock frequency of up to 3.4 MHz. The ADS1000-Q1 is fully compatible with all three modes.

No special action must be taken to use the ADS1000-Q1 in standard or fast modes, but high-speed mode must be activated. To activate high-speed mode, send a special address byte of 00001XXXb following the start condition, where the XXX bits are unique to the Hs-capable controller. This byte is called the *Hs controller code*. (This byte is different from normal address bytes; the low bit does not indicate read/write status.) The ADS1000-Q1 does not acknowledge this byte; the I²C specification prohibits acknowledgment of the Hs controller code. On receiving a controller code, the ADS1000-Q1 switches on the high-speed mode filters, and communicates at up to 3.4 MHz. The ADS1000-Q1 switches out of Hs mode with the next stop condition.

For more information on high-speed mode, consult the I²C specification.

7.5.5 Output Code Calculation

The ADS1000-Q1 outputs codes in binary two's-complement format. The output code is confined to the range of numbers: –2048 to 2047, and is given by:

$$\text{Output Code} = 2048(\text{PGA}) \left(\frac{V_{\text{IN}+} - V_{\text{IN}-}}{V_{\text{DD}}} \right) \quad (1)$$

7.6 Register Maps

The ADS1000-Q1 has two registers that are accessible through the I²C port. The output register contains the result of the last conversion; the configuration register allows users to change the ADS1000-Q1 operating mode and query the status of the device.

7.6.1 Output Register

The 16-bit output register contains the result of the last conversion in binary two's-complement format. Because the port yields 12 bits of data, the ADS1000-Q1 outputs right-justified and sign-extended codes. This format enables averaging using a 16-bit accumulator. The output register format is shown in [Figure 7-1](#).

Following reset or power-up, the output register is set to 00h and remains zero until the first conversion is completed. Therefore, if the ADS1000-Q1 is read just after reset or power-up, the output register reads 00h.

Figure 7-1. Output Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15 ⁽¹⁾	D14 ⁽¹⁾	D13 ⁽¹⁾	D12 ⁽¹⁾	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

(1) D15–D12 are sign extensions of 12-bit data.

7.6.2 Configuration Register

A user controls the ADS1000-Q1 operating mode and PGA settings through the 8-bit configuration register. The configuration register format is shown in [Figure 7-2](#). The default setting is 80h.

Figure 7-2. Configuration Register

7	6	5	4	3	2	1	0
ST/BSY	Reserved		SC	Reserved		PGA[1:0]	


Table 7-1. Configuration Register Field Description


Bit	Field	Type	Reset	Description
7	ST/BSY	RW	1b	The meaning of the ST/BSY bit depends on whether the bit is being written to or read from. In single conversion mode, writing a 1b to the ST/BSY bit causes a conversion to start, and writing a 0b has no effect. In continuous conversion mode, the ADS1000-Q1 ignores the value written to ST/BSY. When read in single conversion mode, ST/BSY indicates whether the A/D converter is busy taking a conversion. If ST/BSY is read as 1b, the A/D converter is busy, and a conversion is taking place; if 0b, no conversion is taking place, and the result of the last conversion is available in the output register. In continuous conversion mode, ST/BSY is always read as 1b.
6-5	Reserved	R	00b	Reserved. Always reads 00b.
4	SC	RW	0b	SC controls whether the ADS1000-Q1 is in continuous conversion or single conversion mode. 0b: Continuous conversion mode 1b: Single conversion mode
3-2	Reserved	R	00b	Reserved. Always reads 00b.
1-0	PGA[1:0]	RW	00b	PGA[1:0] bits control the ADS1000-Q1 gain setting. 00b: Gain = 1 01b: Gain = 2 10b: Gain = 4 11b: Gain = 8

7.6.3 Reading From the ADS1000-Q1

The output register and the contents of the configuration register can be read from the ADS1000-Q1. To read data, address the ADS1000-Q1 for reading, and read three bytes from the device. The first two bytes are the output register contents; the third byte is the configuration register contents.

Three bytes do not always have to read from the ADS1000-Q1. If only the contents of the output register are needed, read only two bytes.


Reading more than three bytes from the ADS1000-Q1 has no effect. All bytes beginning with the fourth byte are FFh.  7-3 shows a timing diagram of an ADS1000-Q1 read operation.




 7-3. Timing Diagram for Reading from the ADS1000-Q1

7.6.4 Writing to the ADS1000-Q1

New content can be written into the configuration register (the contents of the output register cannot be changed). To write new content, address the ADS1000-Q1 for writing, and write one byte to the device. This byte is written into the configuration register.

Writing more than one byte to the ADS1000-Q1 has no effect. The ADS1000-Q1 ignores any bytes sent after the first one, and only acknowledges the first byte.  7-4 shows a timing diagram of an ADS1000-Q1 write operation.



 7-4. Timing Diagram for Writing to the ADS1000-Q1

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The following sections give example circuits and suggestions for using the ADS1000-Q1 in various situations.

8.1.1 Basic Connections

A basic connection diagram for the ADS1000-Q1 is shown in [Figure 8-1](#).

The fully differential voltage input of the ADS1000-Q1 is ideal for connection to differentials sources with moderately low source impedance, such as bridge sensors and thermistors. Although the ADS1000-Q1 can read bipolar differential signals, the device cannot accept negative voltages on either input. Think of the ADS1000-Q1 positive voltage input as noninverting, and of the negative input as inverting.

When the ADS1000-Q1 is converting, the device draws current in short spikes. The 0.1- μ F bypass capacitor supplies the momentary bursts of extra current needed from the supply.

The ADS1000-Q1 interfaces directly to standard mode, fast mode, and high-speed mode I²C controllers. Any microcontroller I²C peripheral, including controller-only and non-multiple-controller I²C peripherals, work with the ADS1000-Q1. The ADS1000-Q1 does not perform clock-stretching (that is, the device never pulls the clock line low), so providing for this function is not necessary unless other devices are on the same I²C bus.

Pullup resistors are necessary on both the SDA and SCL lines because I²C bus drivers are open-drain. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors consume less power, but increase the transition times on the bus, limiting the bus speed. Lower-value resistors allow higher speed at the expense of higher power consumption. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. The resistors must not be too small; if they are, the bus drivers can possibly be unable to pull the bus lines low.




Figure 8-1. Typical Connections of the ADS1000-Q1

8.1.1.1 Connecting Multiple Devices

Two ADS1000-Q1 devices can be operated on the same I²C bus. Multiple devices can be connected to a single bus (provided that the I²C addresses are different). An example showing two ADS1000-Q1 devices and one ADS1100 connected on a single bus is shown in [Figure 8-2](#).

Only one set of pullup resistors is needed per bus. The pullup resistor values may need to be lowered to compensate for the additional bus capacitance presented by multiple devices and increased line length.




Figure 8-2. Connecting Multiple ADS1000-Q1 Devices

8.1.1.2 Using GPIO Ports For I²C

Most microcontrollers have programmable input and output pins that can be set in software to act as inputs or outputs. If an I²C controller is not available, the ADS1000-Q1 can be connected to GPIO pins, and the I²C bus protocol simulated, or bit-banged, in software. An example of this process for a single ADS1000-Q1 is shown in [Figure 8-3](#).




Figure 8-3. Using GPIO With a Single ADS1000-Q1

Bit-banging the I²C with GPIO pins can be done by setting the GPIO line to zero and toggling the line between input and output modes to apply the proper bus states. To drive the line low, the pin is set to output a 0b; to let the line go high, the pin is set to an input. When the pin is set to an input, the state of the pin can be read; if another device is pulling the line low, the controller reads 0b in the port input register.

No pullup resistor is shown on the SCL line. In this simple case, the resistor is not needed; the microcontroller can simply leave the line configured as an output, set to 1b or 0b as appropriate. The microcontroller can leave the line as an output because the ADS1000-Q1 never drives the clock line low. This technique can also be used with multiple devices, and has the advantage of lower current consumption resulting from the absence of a resistive pullup.

If there are any devices on the bus that can drive their clock lines low, do not use this method. The SCL line must be high-Z or zero and a pullup resistor must be provided as usual. This method cannot be done on the SDA line in any case, because the ADS1000-Q1 does drive the SDA line low from time to time, as all I²C devices do.

Some microcontrollers have selectable strong pullup circuits built into the GPIO ports. In some cases, these circuits can be switched on and used in place of an external pullup resistor. Weak pullup resistors are also provided on some microcontrollers, but usually these resistors are too weak for I²C communication. If there is any doubt about the matter, test the circuit before committing to production.

8.1.1.3 Single-Ended Inputs

Although the ADS1000-Q1 has a fully differential input, the device can easily measure single-ended signals. A simple single-ended connection scheme is shown in [Figure 8-4](#). The ADS1000-Q1 is configured for single-ended measurement by grounding either of the input pins, usually V_{IN-}, and applying the input signal to V_{IN+}. The single-ended signal can range from -0.2 V to AVDD + 0.2 V. The ADS1000-Q1 loses no linearity anywhere in the input range. Negative voltages cannot be applied to this circuit because the ADS1000-Q1 inputs can only accept positive voltages.




Figure 8-4. Measuring Single-Ended Inputs

The ADS1000-Q1 input range is bipolar differential with respect to the reference, that is, $\pm V_{DD}$. The single-ended circuit shown in [Figure 8-4](#) covers only half the ADS1000-Q1 input scale because this circuit does not produce differentially negative inputs; therefore, one bit of resolution is lost.

8.2 Typical Applications

8.2.1 ADS1000-Q1 With Current-Shunt Monitor




图 8-5. Current Shunt Monitor Application

8.2.1.1 Design Requirements

For this design example, the ADS1000-Q1 is paired with a current shunt monitor. Bidirectional current monitoring is required when there is both charging and discharging. The requirements for this example are:

- Voltage across current shunt varies from -15 mV to 15 mV
- 3.3-V supply
- 1-V rail available as reference

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Part Selection

The [INA213A-Q1](#) is chosen because of the device low offset and zero drift. The ADS1000-Q1 has a low noise floor, so the device can support more of the gain. For this reason, the lowest gain option is chosen from the INA21x-Q1 family. The [INA213A-Q1](#) has a gain of 50.

8.2.1.2.1.1 Gain Settings

First, determine what the full-scale differential range is in the ADS1000-Q1 device.

$$V_{fs} = V_{IN_{diff}} \times G_{INA213} \quad (2)$$

$$V_{fs} = \pm 15\text{ mV} \times 50 \quad (3)$$

$$V_{fs} = \pm 0.75\text{ V} \quad (4)$$

By reviewing the recommended full-scale input voltage of the ADS1000-Q1, a gain of 4 can be determined to satisfy the conditions.

$$V_{fs} \leq \pm V_{DD} / PGA \quad (5)$$

$$V_{fs} \leq \pm 3.3\text{ V} / 4 \quad (6)$$

$$V_{fs} \leq \pm 0.825\text{ V} \quad (7)$$

8.2.1.2.1.2 Circuit Implementation

Because the ADS1000-Q1 has a differential input, connect the reference voltage of the [INA213A-Q1](#) to the negative input terminal of the ADS1000-Q1. Because bidirectional current sensing is required in this application, VREF must be chosen so that:


$$V_{REF} > V_{fs} / 2 \quad (8)$$

$$V_{REF} < V_{DD} - V_{fs} / 2 \quad (9)$$

where $V_{fs} = 1.5 \text{ V}$


A 1-V reference works for this example. Because the ADS1000-Q1 is a differential input ADC, a resistive divider can be used to generate the reference voltage because of impedance effects on the INA213-Q1 are canceled out by the ADS1000-Q1. When using a single-ended ADC with the INA213A-Q1, do not use a voltage divider to generate the reference voltage.

8.2.1.3 Application Curve



8-6. Input Voltage vs ADC Code in Bidirectional Current Sensing Application

8.2.2 Low-Side Current Measurement



8-7. Low-Side Current Measurement Schematic

8.2.2.1 Design Requirements

8-7 shows a circuit for a low-side, shunt-type current monitor. The circuit reads the voltage across a shunt resistor, which is sized as small as possible while still giving a readable output voltage. This voltage is amplified by an OPA333-Q1 low-drift operational amplifier, and the result is read by the ADS1000-Q1. The maximum voltage across the current shunt is 50 mV. This design uses a 5-V power supply.

8.2.2.2 Detailed Design Procedure

Operate the ADS1000-Q1 at a gain of 8. The gain of the OPA333-Q1 can then be set lower. For a gain of 8, configure the operational amplifier to give a maximum output voltage of no greater than 0.75 V. If the shunt resistor is sized to provide a maximum voltage drop of 50 mV at full-scale current, the full-scale input to the ADS1000-Q1 is 0.63 V.

8.3 Power Supply Recommendations

The ADS1000-Q1 is fabricated in a small-geometry low-voltage process. The analog inputs feature protection diodes to the supply rails. However, the current-handling ability of these diodes is limited, and the ADS1000-Q1 can be permanently damaged by analog input voltages that remain more than approximately 300 mV beyond the rails for extended periods. One way to protect against overvoltage is to place current-limiting resistors on the input lines. The ADS1000-Q1 analog inputs can withstand momentary currents of as large as 10 mA.

This process does not apply to the I²C ports, which can both be driven to 6 V regardless of the supply.

If the ADS1000-Q1 is driven by an operational amplifier with high voltage supplies, such as ± 12 V, protection must be provided, even if the operational amplifier is configured to not output out-of-range voltages. Many operational amplifiers seek to one of the supply rails immediately when power is applied, usually before the input has stabilized; this momentary spike can damage the ADS1000-Q1. Sometimes this damage is incremental and results in slow, long-term failure that can be disastrous for permanently installed, low-maintenance systems.

If using an operational amplifier or other front-end circuitry with the ADS1000-Q1, be sure to take the performance characteristics of this circuitry into account; a chain is only as strong as the weakest link.


Any data converter is only as good as the reference. For the ADS1000-Q1, the reference is the power supply, and the power supply must be clean enough to achieve the desired performance. If a power-supply filter capacitor is used, place this capacitor close to the V_{DD} pin, with no vias placed between the capacitor and the pin. The trace leading to the pin must be as wide as possible, even if the trace must be necked down at the device.

8.4 Layout

8.4.1 Layout Guidelines

An optimum layout for the ADS1000-Q1 helps reduce noise and improve performance. The decoupling capacitor on V_{DD} must be placed as close to the V_{DD} pin as possible. Also, the analog input pins (V_{IN+} and V_{IN-}) must be routed carefully to reduce noise.

8.4.2 Layout Example



8-8. ADS1000-Q1 Layout Recommendation

9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1000A0QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSKQ	Samples
ADS1000A1QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BTMQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1000-Q1 :

- Catalog : [ADS1000](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1000A0QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS1000A1QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1000A0QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
ADS1000A1QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated