

1.5 K ビット・シリアル EEPROM、SDQ インターフェイス

1 特長

- ユーザー設定可能な構成データを 1536 ビット One-Time Programmable (OTP) EEPROM に保存
- 工場出荷時設定の固有の 64 ビット ID 番号
- 基板の配線を削減するシングルワイヤ・インターフェイス
- ホスト割り込みのオーバーヘッドを低減する同期通信
- データ・ピンは 6KV IEC 61000-4-2 ESD に準拠
- スタンバイ電力不要
- 3 ピン SOT-23 および TO-92 パッケージで供給

2 アプリケーション

- セキュリティ・エンコード機能
- 在庫トラッキング
- 製品リビジョン管理
- バッテリパック識別

3 概要

bq2026 は、工場出荷時に設定される固有の 48 ビット ID 番号、8 ビットのファミリ・コード、64 ビットのステータス・レジスタが書き込まれた 1.5K ビットのシリアル EEPROM です。

bq2026 の SDQ™ インターフェイスが必要とするのは 1 点での接続とグランド・リターンのみです。SDQ ピンは、bq2026 の唯一の電源ピンでもあります。


小型表面実装パッケージで基板面積を抑え、さらに低コストであるため、バッテリパックの構成パラメータ、レコード保持、アセット・トラッキング、製品リビジョン・ステータス、アクセスコード・セキュリティなどのアプリケーションに最適です。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
bq2026	SOT-23 (3)	4.30mm×4.30mm
	TO-92 (3)	2.92mm×1.30mm

(1) 提供されているすべてのパッケージについては、巻末のパッケージについての補足情報を参照してください。

ブロック図



注: LP パッケージの 3 ピンはグランドに接続するか開放のまま使用してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: SLUS938

目次

1 特長	1	7 Detailed Description	5
2 アプリケーション	1	7.1 Overview	5
3 概要	1	7.2 Functional Block Diagram	5
4 改訂履歴	2	7.3 Feature Description	5
5 Pin Configuration and Functions	3	7.4 Device Functional Modes	6
6 Specifications	3	8 デバイスおよびドキュメントのサポート	15
6.1 Absolute Maximum Ratings	3	8.1 商標	15
6.2 Handling Ratings	3	8.2 静電気放電に関する注意事項	15
6.3 Electrical Characteristics: DC	4	8.3 用語集	15
6.4 Switching Characteristics: AC	4	9 メカニカル、パッケージ、および注文情報	15



4 改訂履歴

2013年4月発行のものから更新

Page

• ドキュメントの形式をデータシートの最新の標準形式に変更	1
• 取扱定格表、機能説明、デバイス機能モード、デバイスおよびドキュメントのサポート、メカニカル、パッケージ、および注文情報のセクションの追加	1
• 1 ページ目の図への補足	1
• Changed pin 3 (VSS) description for LP package	3

5 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	DBZ	LP		
SDQ	1	2	I/O	Data
VSS	2, 3	1	—	Ground
VSS	—	3	—	Can be ground or left unconnected

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
DC voltage applied to V_{PU} See Figure 1		–0.3	12.5	V
Low-level output current, I_{OL}			5	mA
ESD IEC 61000-4-2 Air discharge	SDQ to V_{SS} , V_{SS} to SDQ		6	kV
Operating free-air temperature range, T_A		–20	70	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

		MIN	MAX	UNIT
T_{stg}	Storage temperature range	–55	125	°C

6.3 Electrical Characteristics: DC

At $T_A = -20^\circ\text{C}$ to 70°C ; $V_{PU(\min)} = 2.65 \text{ V}_{\text{DC}}$ to $5.5 \text{ V}_{\text{DC}}$, all voltages relative to VSS.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
I_{SDQ}	Supply current $V_{PU} = 5.5 \text{ V}$			20	μA
V_{OL}	Logic 0, $V_{PU} = 5.5 \text{ V}$, $I_{OL} = 4 \text{ mA}$, SDQ pin			0.4	V
	Logic 0, $V_{PU} = 2.65 \text{ V}$, $I_{OL} = 2 \text{ mA}$			0.4	V
V_{OH}	High-level output voltage Logic 1		V_{PU}	5.5	V
I_{OL}	Low-level output current (sink) $V_{OL} = 0.4 \text{ V}$, SDQ pin			4	mA
V_{IL}	Low-level input voltage Logic 0			0.8	V
V_{IH}	High-level input voltage Logic 1	2.2			V
V_{PP}	Programming voltage	11.5		12	V
I_{lkg}	Input leakage		1.4		μA
C_I	Input capacitance		1.2		nF

6.4 Switching Characteristics: AC

$T_A = -20^\circ\text{C}$ to 70°C ; $V_{PU(\min)} = 2.65 \text{ V}_{\text{DC}}$ to $5.5 \text{ V}_{\text{DC}}$, all voltages relative to VSS

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_c	Bit cycle time ⁽¹⁾	60		120	μs
t_{WSTRB}	Write start cycle ⁽¹⁾	1		15	μs
t_{WDSU}	Write data setup ⁽¹⁾	t_{WSTRB}	15		μs
t_{WDH}	Write data hold ⁽¹⁾ ⁽²⁾	60		t_c	μs
t_{rec}	Recovery time ⁽¹⁾	1			μs
t_{RSTRB}	Read start cycle ⁽¹⁾	1		13	μs
t_{ODD}	Output data delay ⁽¹⁾	t_{RSTRB}	13		μs
t_{ODHO}	Output data hold ⁽¹⁾	17		60	μs
t_{RST}	Reset time ⁽¹⁾	480			μs
t_{PPD}	Presence pulse delay ⁽¹⁾	15		64	μs
t_{PP}	Presence pulse ⁽¹⁾	60		240	μs
t_{EPROG}	EPROM programming time	480			μs
t_{PSU}	Program setup time	5			μs
t_{PREC}	Program recovery time	5			μs
t_{PRE}	Program rising-edge time			5	μs
t_{PFE}	Program falling-edge time			5	μs
t_{RSTREC}		480			μs

(1) 5-k Ω series resistor between SDQ pin and V_{PU} . (See [Figure 1](#))


(2) t_{WDH} must be less than t_c to account for recovery.

7 Detailed Description

7.1 Overview

The block diagram shows the relationships among the major control and memory sections of the bq2026. The bq2026 has three main data components: a 64-bit factory-programmed ROM, including 8-bit family code, 48-bit identification number and 8-bit CRC value, 1536-bit EPROM, and EPROM Status bytes. Power for read and write operations is derived from the SDQ pin. An internal capacitor stores energy while the signal line is high, and releases energy during the low times of the SDQ pin until the pin returns high to replenish the charge on the capacitor.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 EPROM

Table 1 is a memory map of the 1536-bit EPROM section of the bq2026, configured as six pages of 32 bytes each. The 1-byte RAM buffer is an additional register used when programming the memory. Data are first written to the RAM buffer and then verified by reading a 16-bit CRC from the bq2026 that confirms proper receipt of the data. If the buffer contents are correct, a programming pulse is issued and a 1-byte segment of data is written into the selected address in memory. This process ensures data integrity when programming the memory. The details for reading and programming the 1536-bit EPROM portion of the bq2026 are in the [Memory and Status Function Commands](#) section of this data sheet.

Table 1. 1536-Bit EPROM Data Memory Map

ADDRESS (HEX)	PAGE
00A0-00BF	Page 5
0080-009F	Page 4
0060-007F	Page 3
0040-005F	Page 2
0020-003F	Page 1
0000-001F	Page 0

7.3.2 EPROM Status Memory

In addition to the programmable 1536-bits of memory are eight bytes of status information, the first seven bytes are available to the user, contained in the EPROM status memory. The status memory is accessible with separate commands. The status bytes are EPROM and are read or programmed to indicate various conditions to the software interrogating the bq2026. These general-purpose bytes can be used by the customer to store various information.

Table 2. EPROM Status Bytes

ADDRESS (HEX)	PAGE
100h-107h	General-purpose OTP status memory

7.3.3 Error Checking

Implement error checking by comparing the 16-bit CRC values transmitted by the bq2026. If the two CRC values match, the transmission is error-free. Details are found in the [CRC Generation](#) section.

7.4 Device Functional Modes

7.4.1 Customizing the bq2026

The 64-bit ID identifies each bq2026 device. The 48-bit serial number is unique and programmed by Texas Instruments. The default 8-bit family code is 09h; however, a different value can be reserved on an individual customer basis. Contact your Texas Instruments sales representative for more information.

7.4.2 Bus Termination

Because the drive output of the bq2026 is an open-drain, N-channel MOSFET, the host must provide a source current or a 5-k Ω external pullup, as shown in the typical application circuit in [Figure 1](#).




Figure 1. Bus Termination Example for SOT-23 Package

7.4.3 Serial Communication

A host reads, programs, or checks the status of the bq2026 through the hierarchical command structure of the SDQ interface. [Figure 2](#) shows that the host must first issue a ROM command before the EPROM memory or status can be read or modified.

Initialization	ROM Command Sequence	Memory and Status Command Sequence
----------------	----------------------	------------------------------------

Figure 2. General Command Sequence

7.4.4 Initialization

Initialization consists of two pulses, the reset and the presence pulses. The host generates the reset pulse, while the bq2026 responds with the presence pulse. The host resets the bq2026 by driving the DATA bus low for at least 480 μ s. For more details, see the [Reset and Presence Pulse](#) section.

7.4.5 ROM Commands

7.4.5.1 Read ROM

The Read ROM command sequence is the fastest sequence that allows the host to read the 8-bit family code and 48-bit identification number. The Read ROM sequence starts with the host generating the reset pulse of at least 480 μ s. The bq2026 responds with a presence pulse. Next, the host continues by issuing the Read ROM command, 33h, and then reads the ROM and CRC byte using the read signaling (see the *Write* and *Read* sections) during the data frame.




Figure 3. Read ROM Sequence

7.4.5.2 Match ROM

The Match ROM command, 55h, is used by the host to select a specific SDQ device when the family code and identification number is known. The host issues the Match ROM command followed by the family code, ROM number, and the CRC byte. The device that matches the 64-bit ROM sequence is selected and available to perform subsequent memory and status function commands.




Figure 4. Match ROM Sequence

7.4.5.3 Skip ROM

This Skip ROM command, CCh, allows the host to access the memory and status functions without issuing the 64-bit ROM code sequence. The Skip ROM command is directly followed by a memory or status functions command.




Figure 5. Skip ROM Sequence

7.4.6 Memory and Status Function Commands

Four memory and status function commands allow read and modification of the 1536-bit EPROM data memory or the 7-byte EPROM status memory. There is a Read Memory and Field CRC command, plus the Write Memory, Read Status, and Write Status commands. The bq2026 responds to memory and status function commands only after a device is selected by a ROM command.

7.4.7 Read Memory and Field CRC

To read the memory, the ROM command is followed by the Read Memory command, F0h, followed by the address low byte and then the address high byte.

The host then issues read time slots and receives data from the bq2026, starting at the initial address and continuing until the end of the 1536-bit data field is reached, or until a reset pulse is issued. If reading occurs through the end of memory space, the host may issue sixteen additional read time slots and the bq2026 responds with a 16-bit CRC of all data bytes read from the initial starting byte through the last byte of memory. After the CRC is received by the host, any subsequent read time slots appears as logical 1s until a reset pulse is issued. Any reads ended by a reset pulse prior to reaching the end of memory do not have the 16-bit CRC available.

Initialization and ROM Command Sequence	Read Memory Command F0h	Address Low Byte A0	Address High Byte A7 A8 A15	Read EPROM Memory Until End of EPROM Memory	Read and Verify 16-bit CRC
---	-------------------------	------------------------	--------------------------------	---	----------------------------

(1) Individual bytes of address and data are transmitted LSB first.

Figure 6. Read Memory and Field CRC

7.4.8 Read Status

The Read Status command is used to read data from the EPROM status data field. After issuing a ROM command, the host issues the Read Status command, AAh, followed by the address low byte and then the address high byte.

NOTE


An 16-bit CRC of the command byte and address bytes is computed by the bq2026 and read back by the host to confirm that the correct command word and starting address were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the bq2026 starting at the supplied address and continuing until the end of the EPROM Status data field is reached. At that point, the host receives a 16-bit CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte through the final byte.

This feature is provided because the EPROM status information may change over time making it impossible to program the data once and include an accompanying CRC that is always valid. Therefore, the Read Status command supplies a 16-bit CRC that is based on (and always is consistent with) the current data stored in the EPROM status data field.

After the 16-bit CRC is read, the host receives logical 1s from the bq2026 until a reset pulse is issued. The Read Status command sequence can be ended at any point by issuing a reset pulse.

Initialization and ROM CommandSequence	Read Memory Command AAh	Address Low Byte A0	Address High Byte A7 A8 A15	Read Status Memory Until End of Page	Read and Verify 16-bit CRC of command, address and data
--	-------------------------	------------------------	--------------------------------	--------------------------------------	--

Figure 7. READ STATUS Command

Figure 8. Status Memory Read and Write Flowchart

7.4.9 Write Memory

The Write Memory command is used to program the 1536-bit EPROM memory field. The 1536-bit memory field is programmed in 1-byte segments. Data is first written into an 1-byte RAM buffer. The contents of the RAM buffer is then ANDed with the contents of the EPROM memory field when the programming command is issued.

Figure 9 illustrates the sequence of events for programming the EPROM memory field. After issuing a ROM command, the host issues the Write Memory command, 0Fh, followed by the low byte and then the high byte of the starting address. The host then transmits 1 byte of data to the bq2026.

a 16-bit CRC is calculated and transmitted based on the command, address and data. If this CRC agrees with the CRC calculated by the host, the host applies the programming voltage for at least 480 μ s or t_{EPROG} .

If at any time during the Write Memory process, the CRC read by the host is incorrect, a reset pulse must be issued, and the entire sequence must be repeated.

The Write Data Memory command sequence can be terminated at any point by issuing a reset pulse except during the program pulse period t_{PROG} .

NOTE

The bq2026 responds with the data from the selected EPROM address sent least significant-bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the part and begin the write sequence again.

For both of these cases, the decision to continue programming is made entirely by the host, because the bq2026 is not able to determine if the 16-bit CRC calculated by the host agrees with the 16-bit CRC calculated by the bq2026.

Prior to programming, bits in the 1536-bit EPROM data field appear as logical 1s.




Figure 9. General Use OTP Memory Read and Write Flowchart

7.4.10 Write Status

The Write Status command is used to program the EPROM Status data field after the bq2026 has been selected by a ROM command

The flow chart in [Figure 9](#) illustrates that the host issues the Write Status command, 55h, followed by the address low byte and then the address high byte followed by the byte of data to be programmed.

NOTE

Individual bytes of address and data are transmitted LSB first. a 16-bit CRC of the command byte, address bytes, and data byte is computed by the bq2026 and read back by the host to confirm that the correct command word, starting address, and data byte were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the programming voltage, V_{PP} is applied to the SDQ pin for period t_{PROG} . Prior to programming, the first 7 bytes of the EPROM STATUS data field appear as logical 1s. For each bit in the data byte provided by the host that is set to a logical 0, the corresponding bit in the selected byte of the EPROM STATUS data field is programmed to a logical 0 after the programming pulse has been applied at the byte location.

After the programming pulse is applied and the data line returns to V_{PU} , the host issues eight read time slots to verify that the appropriate bits have been programmed. The bq2026 responds with the data from the selected EPROM STATUS address sent least significant bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the device and begin the write sequence again. If the bq2026 EPROM data byte programming was successful, the bq2026 automatically increments its address counter to select the next byte in the STATUS MEMORY data field. The least significant byte of the new two-byte address is also loaded into the 16-bit CRC generator as a starting value. The host issues the next byte of data using eight write time slots.

As the bq2026 receives this byte of data into the RAM buffer, it also shifts the data into the CRC generator that has been preloaded with the LSB of the current address and the result is a 16-bit CRC of the new data byte and the new address. After supplying the data byte, the host reads this 16-bit CRC from the bq2026 with eight read time slots to confirm that the address incremented properly and the data byte was received correctly. If the CRC is incorrect, a Reset Pulse must be issued and the Write Status command sequence must be restarted. If the CRC is correct, the host issues a programming pulse and the selected byte in memory is programmed.

NOTE

The initial write of the Write Status command, generates a 16-bit CRC value that is the result of shifting the command byte into the CRC generator, followed by the two-address bytes, and finally the data byte. Subsequent writes within this Write Status command due to the bq2026 automatically incrementing its address counter generates a 16-bit CRC that is the result of loading (not shifting) the LSB of the new (incremented) address into the CRC generator and then shifting in the new data byte.

For both of these cases, the decision to continue programming the EPROM Status registers is made entirely by the host, because the bq2026 is not able to determine if the 16-bit CRC calculated by the host agrees with the 16-bit CRC calculated by the bq2026. If an incorrect CRC is ignored and a program pulse is applied by the host, incorrect programming could occur within the bq2026. Also note that the bq2026 always increments its internal address counter after the receipt of the eight read time slots used to confirm the programming of the selected EPROM byte. The decision to continue is again made entirely by the host, therefore if the EPROM data byte does not match the supplied data byte but the master continues with the Write Status command, incorrect programming could occur within the bq2026. The Write Status command sequence can be ended at any point by issuing a reset pulse.

Table 3. Command Code Summary

COMMAND (HEX)	DESCRIPTION	CATEGORY
33h	Read serialization ROM and CRC	ROM Commands Available in Command Level I
55h	Match serialization ROM	
CCh	Skip serialization ROM	
F0h	Read memory and field CRC	Memory Function Commands Available in Command Level II
AAh	Read EEPROM status	
0Fh	Write memory	
55h	Write EEPROM status	

7.4.11 SDQ Signaling

All SDQ signaling begins with initializing the device, followed by the host driving the bus low to write a 1 or 0, or to begin the start frame for a bit read. [Figure 10](#) shows the initialization timing, whereas [Figure 11](#) and [Figure 12](#) show that the host initiates each bit by driving the data bus low for the start period, t_{WSTRB} / t_{RSTRB} . After the bit is initiated, either the host continues controlling the bus during a write, or the bq2026 responds during a read.

7.4.12 Reset and Presence Pulse

If the data bus is driven low for more than 120 μ s, the bq2026 may be reset. Figure 10 shows that if the data bus is driven low for more than 480 μ s, the bq2026 resets and indicates that it is ready by responding with a presence pulse.




Figure 10. Reset Timing Diagram

7.4.13 Write

The Write bit timing diagram in Figure 11 shows that the host initiates the transmission by issuing the t_{WSTRB} portion of the bit and then either driving the data bus low for a write 0, or releasing the data bus for a write 1.




Figure 11. Write Bit Timing Diagram

7.4.14 Read

The Read bit timing diagram in Figure 12 shows that the host initiates the transmission of the bit by issuing the t_{RSTRB} portion of the bit. The bq2026 then responds by either driving the data bus low to transmit a read 0, or releasing the data bus to transmit a read 1.




Figure 12. Read Bit Timing Diagram

7.4.15 Program Pulse

Figure 13 shows the program pulse timing.



Figure 13. Program Pulse Timing Diagram

7.4.16 Idle

If the bus is high, the bus is in the idle state. Bus transactions can be suspended by leaving the data bus in idle. Bus transactions can resume at any time from the idle state.

7.4.17 CRC Generation

The bq2026 has a 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master computes a CRC value from the first 56 bits of the 64-bit ROM and compares it to the value stored within the bq2026 to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is shown in [Figure 14](#).

Under certain conditions, the bq2026 also generates a 16-bit CRC value using the polynomial function is shown in [Figure 15](#) and provides this value to the bus master which validates the transfer of command, address, and data bytes from the bus master to the bq2026. The bq2026 computes a 16-bit CRC for the command, address, and data bytes received for the Write Memory and the Write Status commands, and then outputs this value to the bus master which confirms proper transfer. Similarly, the bq2026 computes a 16-bit CRC for the command and address bytes received from the bus master for the Read Memory, and Read Status commands to confirm that these bytes have been received correctly.

In each case, where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function in [Figure 14](#) or [Figure 15](#) and compares the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the bq2026 (for ROM reads) or the 16-bit CRC value computed within the bq2026. The comparison of CRC values and the decision to continue with an operation are determined entirely by the bus master. No circuitry on the bq2026 prevents a command sequence from proceeding if the CRC stored in or calculated by the bq2026 does not match the value generated by the bus master. Proper use of the CRC can result in a communication channel with a high level of integrity.




Figure 14. 8-bit CRC Generator Circuit ($X^8 + X^5 + X^4 + 1$) for Serial Number Read




Figure 15. 16-bit CRC Generator Circuit ($X^{16} + X^{15} + X^2 + 1$) for Memory Interface

8 デバイスおよびドキュメントのサポート

8.1 商標

SDQ is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.2 静電気放電に関する注意事項

 すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

 静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

8.3 用語集

SLYZ022 — TI用語集

この用語集には、用語や略語の一覧および定義が記載されています。

9 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ2026DBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 70	WAIS
BQ2026DBZR.B	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 70	WAIS
BQ2026LPR	Active	Production	TO-92 (LP) 3	2000 LARGE T&R	Yes	SN	N/A for Pkg Type	-20 to 70	BQ2026
BQ2026LPR.B	Active	Production	TO-92 (LP) 3	2000 LARGE T&R	Yes	SN	N/A for Pkg Type	-20 to 70	BQ2026

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2026DBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2026DBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0


PACKAGE OUTLINE

LP0003A



TO-92 - 5.34 mm max height

TO-92



4215214/C 04/2025

NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead dimensions are not controlled within this area.
4. Reference JEDEC TO-226, variation AA.
5. Shipping method:
 - a. Straight lead option available in bulk pack only.
 - b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.

EXAMPLE BOARD LAYOUT

LP0003A

TO-92 - 5.34 mm max height

TO-92




4215214/C 04/2025

TAPE SPECIFICATIONS

LP0003A

TO-92 - 5.34 mm max height

TO-92




4215214/C 04/2025

PACKAGE OUTLINE

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT



DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
SCALE:15X



NON SOLDER MASK DEFINED
(PREFERRED)

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月