

CD74AC238 3 ライン入力 8 ライン出力、デコーダ / デマルチプレクサ

1 特長

- AC タイプは 1.5V~5.5V で動作し、バランスのとれたノイズ耐性を電源電圧の 30% で実現
- バイポーラ F、AS、S の速度と消費電力の大幅な低減
- 高速メモリ デコーダおよびデータ伝送システム専用設計
- 3 つのイネーブル入力を備え、カスケード接続やデータ受信を簡素化
- 伝搬遅延時間の平衡化
- ±24mA 出力駆動電流
 - 15 F デバイスへのファンアウト
- SCR ラッチアップ耐性の高い CMOS プロセスと回路設計
- MIL-STD-883、Method 3015 に準拠した 2kV を超える ESD 保護

2 概要

CD74AC238 デコーダ / デマルチプレクサは、非常に小さい伝搬遅延時間が求められる高性能メモリ デコードおよびデータルーティング用に設計されています。高性能メモリシステムでは、このデコーダを使用することにより、システムデコードの影響を最小限にとどめられます。

パッケージ情報

| 部品番号 | パッケージ ⁽¹⁾ | パッケージサイズ ⁽²⁾ | 本体サイズ ⁽³⁾ |
|-----------|----------------------|-------------------------|----------------------|
| CD74AC238 | BQB (WQFN, 16) | 3.5mm × 2.5mm | 3.5mm × 2.5mm |
| | D (SOIC, 16) | 9.9mm × 6mm | 9.9mm × 3.9mm |
| | PW (TSSOP, 16) | 5.00mm × 6.4mm | 5.00mm × 4.40mm |

- 詳細については、[セクション 10](#) を参照してください。
- パッケージサイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。
- 本体サイズ (長さ × 幅) は公称値であり、ピンは含まれません。




Table of Contents

| | | | |
|---|---|--|----|
| 1 特長 | 1 | 6.2 Functional Block Diagram..... | 9 |
| 2 概要 | 1 | 6.3 Device Functional Modes..... | 9 |
| 3 Pin Configuration and Functions | 3 | 7 Application Information | 11 |
| 4 Specifications | 4 | 7.1 Power Supply Recommendations..... | 13 |
| 4.1 Absolute Maximum Ratings..... | 4 | 7.2 Layout..... | 13 |
| 4.2 ESD Ratings..... | 4 | 8 Device and Documentation Support | 14 |
| 4.3 Recommended Operating Conditions..... | 4 | 8.1 Documentation Support (Analog)..... | 14 |
| 4.4 Thermal Information..... | 5 | 8.2 ドキュメントの更新通知を受け取る方法..... | 14 |
| 4.5 Electrical Characteristics..... | 5 | 8.3 サポート・リソース..... | 14 |
| 4.6 Switching Characteristics, $V_{CC} = 1.5\text{ V}$ | 5 | 8.4 Trademarks..... | 14 |
| 4.7 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | 6 | 8.5 静電気放電に関する注意事項..... | 14 |
| 4.8 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ | 6 | 8.6 用語集..... | 14 |
| 4.9 Operating Characteristics..... | 6 | 9 Revision History | 14 |
| 5 Parameter Measurement Information | 7 | 10 Mechanical, Packaging, and Orderable Information | 15 |
| 6 Detailed Description | 9 | | |
| 6.1 Overview..... | 9 | | |

3 Pin Configuration and Functions




図 3-1. CD74AC238 D or PW Package; 16-Pin SOIC or TSSOP (Top View)




図 3-2. CD74AC238 BQB Package, 16-Pin WQFN (Top View)

表 3-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|----------------------------|-----|---------------------|-----------------------------|
| NAME | NO. | | |
| A | 1 | I | Input A |
| B | 2 | I | Input B |
| C | 3 | I | Input C |
| $\overline{G2A}$ | 4 | I | Strobe Input 2A, active low |
| $\overline{G2B}$ | 5 | I | Strobe Input 2B, active low |
| G1 | 6 | I | Strobe Input |
| Y7 | 7 | O | Output 7 |
| GND | 8 | G | Ground |
| Y6 | 9 | O | Output 6 |
| Y5 | 10 | O | Output 5 |
| Y4 | 11 | O | Output 4 |
| Y3 | 12 | O | Output 3 |
| Y2 | 13 | O | Output 2 |
| Y1 | 14 | O | Output 1 |
| Y0 | 15 | O | Output 0 |
| V _{CC} | 16 | P | Positive Supply |
| Thermal Pad ⁽²⁾ | | — | Thermal Pad |

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) BQB package only

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---|---------------------------|---|-----|---------|
| V _{CC} | Supply voltage range | -0.5 | 6 | V |
| I _{IK} ⁽²⁾ | Input clamp current | (V _I < 0 V or V _I > V _{CC}) | | ±20 mA |
| I _{OK} ⁽²⁾ | Output clamp current | (V _O < 0 V or V _O > V _{CC}) | | ±50 mA |
| I _O | Continuous output current | (V _O > 0 V or V _O < V _{CC}) | | ±50 mA |
| Continuous current through V _{CC} or GND | | | | ±200 mA |
| T _{stg} | Storage temperature range | -65 | 150 | °C |

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|---|---------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | T _A = 25°C | | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------------|------------------------------------|----------------------------------|-----------------|----------------|-----------------|---------------|-----------------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 1.5 | 5.5 | 1.5 | 5.5 | 1.5 | 5.5 | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.5 V | 1.2 | 1.2 | 1.2 | 1.2 | | V |
| | | V _{CC} = 3 V | 2.1 | 2.1 | 2.1 | | | |
| | | V _{CC} = 5.5 V | 3.85 | 3.85 | 3.85 | | | |
| V _{IL} | Low-level input voltage | V _{CC} = 1.5 V | | 0.3 | 0.3 | 0.3 | | V |
| | | V _{CC} = 3 V | | 0.9 | 0.9 | 0.9 | | |
| | | V _{CC} = 5.5 V | | 1.65 | 1.65 | 1.65 | | |
| V _I | Input voltage | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| V _O | Output voltage | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | V _{CC} = 4.5 V to 5.5 V | | -24 | -24 | -24 | | mA |
| I _{OL} | Low-level output current | V _{CC} = 4.5 V to 5.5 V | | 24 | 24 | 24 | | mA |
| Δt/Δv | Input transition rise or fall rate | V _{CC} = 1.5 V to 3 V | | 50 | 50 | 50 | | ns/V |
| | | V _{CC} = 3.6 V to 5.5 V | | 20 | 20 | 20 | | |

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | CD74AC238 | | | UNIT |
|---|------------|----------|------------|------|
| | BQB (WQFN) | D (SOIC) | PW (TSSOP) | |
| | 16 PINS | 16 PINS | 16 PINS | |
| R _{θJA} Junction-to-ambient thermal resistance | 83.9 | 106.6 | 126.2 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | V _{CC} | T _A = 25 °C | | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|---|---|--------------------------|-----------------|------------------------|------|----------------|-----|---------------|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} | V _I = V _{IH} or V _{IL} | I _{OH} = -50 μA | 1.5 V | 1.4 | 1.4 | 1.4 | | | V | |
| | | | 3 V | 2.9 | 2.9 | 2.9 | | | | |
| | | | 4.5 V | 4.4 | 4.4 | 4.4 | | | | |
| | | I _{OH} = -4 mA | 3 V | 2.58 | 2.4 | 2.48 | | | | |
| | | | 4.5 V | 3.94 | 3.7 | 3.8 | | | | |
| | | | 5.5 V | | 3.85 | | | | | |
| I _{OH} = -50 mA ⁽¹⁾ | 5.5 V | | | | | | | | | |
| I _{OH} = -75 mA ⁽¹⁾ | 5.5 V | | | 3.85 | | | | | | |
| V _{OL} | V _I = V _{IH} or V _{IL} | I _{OL} = 50 μA | 1.5 V | 0.1 | 0.1 | 0.1 | | V | | |
| | | | 3 V | 0.1 | 0.1 | 0.1 | | | | |
| | | | 4.5 V | 0.1 | 0.1 | 0.1 | | | | |
| | | I _{OL} = 12 mA | 3 V | 0.36 | 0.5 | 0.44 | | | | |
| | | | 4.5 V | 0.36 | 0.5 | 0.44 | | | | |
| | | | 5.5 V | | 1.65 | | | | | |
| I _{OL} = 50 mA ⁽¹⁾ | 5.5 V | | | | | | | | | |
| I _{OL} = 75 mA ⁽¹⁾ | 5.5 V | | | 1.65 | | | | | | |
| I _I | V _I = V _{CC} or GND | | 5.5 V | ±0.1 | ±1 | ±1 | | μA | | |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | | 5.5 V | 8 | 160 | 80 | | μA | | |
| C _i | | | | 10 | 10 | 10 | | pF | | |

(1) Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

4.6 Switching Characteristics, V_{CC} = 1.5 V

over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|------------------|--------------|-------------|----------------|-----|---------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t _{PLH} | A, B, C | Any Y | 187 | | 170 | | ns |
| t _{PHL} | | | 187 | | 170 | | |
| t _{PLH} | G1 | Any Y | 208 | | 189 | | ns |
| t _{PHL} | | | 208 | | 189 | | |
| t _{PLH} | G2A, G2B | Any Y | 149 | | 135 | | ns |
| t _{PHL} | | | 149 | | 135 | | |

4.7 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|----------------------------------|-------------|----------------|------|---------------|------|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | A, B, C | Any Y | 5.3 | 21 | 5.4 | 19.1 | ns |
| t_{PHL} | | | 5.3 | 21 | 5.4 | 19.1 | |
| t_{PLH} | G1 | Any Y | 5.8 | 23.2 | 6 | 21.1 | ns |
| t_{PHL} | | | 5.8 | 23.2 | 6 | 21.1 | |
| t_{PLH} | $\overline{G}2A, \overline{G}2B$ | Any Y | 4.2 | 16.7 | 4.3 | 15.2 | ns |
| t_{PHL} | | | 4.2 | 16.7 | 4.3 | 15.2 | |

4.8 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|--------------|-------------|----------------|------|---------------|------|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | A, B, C | Any Y | 3.8 | 15 | 3.9 | 13.6 | ns |
| t_{PHL} | | | 3.8 | 15 | 3.9 | 13.6 | |
| t_{PLH} | G1 | Any Y | 4.2 | 16.6 | 4.3 | 15.1 | ns |
| t_{PHL} | | | 4.2 | 16.6 | 4.3 | 15.1 | |
| t_{PLH} | G2A, G2B | Any Y | 3 | 11.9 | 3.1 | 10.7 | ns |
| t_{PHL} | | | 3 | 11.9 | 3.1 | 10.7 | |

4.9 Operating Characteristics

$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$


| PARAMETER | | TYP | UNIT |
|-----------|-------------------------------|-----|------|
| C_{pd} | Power dissipation capacitance | 110 | pF |

5 Parameter Measurement Information




† When $V_{CC} = 1.5\text{ V}$, $R1 = R2 = 1\text{ k}\Omega$


LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
RECOVERY TIME



VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES



VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES

- C_L includes probe and test-fixture capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r = 3\text{ ns}$, $t_f = 3\text{ ns}$. Phase relationships between waveforms are arbitrary.
- For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- The outputs are measured one at a time with one input transition per measurement.
- t_{PLH} and t_{PHL} are the same as t_{pd} .
- t_{pZL} and t_{pZH} are the same as t_{en} .
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- All parameters and waveforms are not applicable to all devices.

5-1. Load Circuit and Voltage Waveforms

| TEST | S1 |
|-------------------|-------------------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |

6 Detailed Description

6.1 Overview

When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).

6.2 Functional Block Diagram




図 6-1. Logic Diagram (Positive Logic)

6.3 Device Functional Modes

表 6-1. Function Table

| ENABLE INPUTS | | | SELECT INPUTS | | | OUTPUTS | | | | | | | |
|---------------|------------------|------------------|---------------|---|---|---------|----|----|----|----|----|----|----|
| G1 | $\overline{G2A}$ | $\overline{G2B}$ | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| X | H | X | X | X | X | L | L | L | L | L | L | L | L |
| X | X | H | X | X | X | L | L | L | L | L | L | L | L |
| L | X | X | X | X | X | L | L | L | L | L | L | L | L |
| H | L | L | L | L | L | H | L | L | L | L | L | L | L |
| H | L | L | L | L | H | L | H | L | L | L | L | L | L |
| H | L | L | L | H | L | L | L | H | L | L | L | L | L |
| H | L | L | L | H | H | L | L | L | H | L | L | L | L |
| H | L | L | H | L | L | L | L | L | L | H | L | L | L |

表 6-1. Function Table (続き)

| ENABLE INPUTS | | | SELECT INPUTS | | | OUTPUTS | | | | | | | |
|---------------|------------------|------------------|---------------|---|---|---------|----|----|----|----|----|----|----|
| G1 | $\overline{G2A}$ | $\overline{G2B}$ | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| H | L | L | H | L | H | L | L | L | L | L | H | L | L |
| H | L | L | H | H | L | L | L | L | L | L | L | H | L |
| H | L | L | H | H | H | L | L | L | L | L | L | L | H |




図 7-2. 32-Bit Decoding Scheme

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu\text{F}$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu\text{F}$ and $1\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




図 7-3. Example Layout for the CD74AC238

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| CD74AC238 | Click here | Click here | Click here | Click here | Click here |

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

Changes from Revision A (April 2024) to Revision B (July 2024) Page

| | |
|--|---|
| • 「製品情報」表、「ピン構成および機能」セクション、および「熱に関する情報」表に BQB および PW パッケージを追加..... | 1 |
| • データシート全体にわたって M パッケージを D パッケージに変更..... | 1 |

Changes from Revision * (February 2003) to Revision A (April 2024) Page

| | |
|---|---|
| • 「パッケージ情報」表、「ピンの機能」表、「ESD 定格」表、「熱に関する情報」表、「デバイスの機能モード」、「アプリケーションと実装」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... | 1 |
| • Updated RθJA values: M = 73 to 106.6, all values in °C/W | 5 |

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| CD74AC238BQBR | ACTIVE | WQFN | BQB | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AC238 | Samples |
| CD74AC238M96 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AC238M | Samples |
| CD74AC238PWR | ACTIVE | TSSOP | PW | 16 | 3000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | AC238 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CD74AC238BQBR | WQFN | BQB | 16 | 3000 | 180.0 | 12.4 | 2.8 | 3.8 | 1.2 | 4.0 | 12.0 | Q1 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74AC238PWR | TSSOP | PW | 16 | 3000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74AC238BQBR | WQFN | BQB | 16 | 3000 | 210.0 | 185.0 | 35.0 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| CD74AC238M96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| CD74AC238PWR | TSSOP | PW | 16 | 3000 | 353.0 | 353.0 | 32.0 |

GENERIC PACKAGE VIEW


BQB 16

WQFN - 0.8 mm max height


2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226161/A



4224640/A 11/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

BQB0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 85% PRINTED COVERAGE BY AREA
 SCALE: 20X

4224640/A 11/2018

NOTES: (continued)



- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated