TEXAS INSTRUMENTS

CDC6Cx 低消費電力、LVCMOS 出力の BAW 発振器

1 特長

- 250kHz〜200MHz の周波数範囲をサポートする LVCMOS 出力発振回路
- すべての要因と 10 年の経年劣化を含め ±50ppm の総合的な周波数安定性
- 電源電圧は 1.8V〜3.3V ±10% です。
- 超低消費電力 25MHz のとき標準値 4.57mA、最大値 7.4mA
- スタンバイ電流の標準値 2μA で、バッテリ駆動アプリケーションに有用
- 低ジッタ：$F_{OUT} ≧ 10MHz$ のときジッターは 1ps RMS 未満
- 最小の業界標準パッケージ 1.60mm × 1.2mm (DLY)、2.00mm × 1.60mm (DLX)、2.50mm × 2.00mm (DLF)、3.20mm × 2.5mm (DLE)
- 動作温度範囲：–40℃〜+105℃
- 内蔵 LDO により、堅牢な電源ノイズ耐性を実現
- スタートアップ時間 3ms 未満
  - 他のスタートアップ時間については、テキサス・インスツルメンツにお問い合わせください。
- EMI を低減するため、低速の立ち上がりおよび時間と立ち下がり時間のオプションを注文可能

標準周波数 (MHz)：2.048、4、5.12、8、10、12、12.288、16、19.2、20、23.5008、24、24.576、25、26、26.2144、27、28.125、29.9925、30、32.768、33.33、33.333、38.4、40、48、49.152、50、66.666、76.8、100、125、156.25 など

- 周波数とサンプルが必要な場合は、テキサス・インスツルメンツの担当者にお問い合わせください。

2 アプリケーション

- 水晶発振器の代替
- データ センター、サーバー、ストレージ
- イーサネット、SAS、SATA、USB、Wi-Fi
- ワイヤレス通信
- 業務用オーディオ / ビデオ
- ファクトリ オートメーション / 制御
- パーソナル エレクトロニクス、ウェアラブル デバイス、IoT
- FPGA、MCU、プロセッサ、ASIC クロッキング

3 概要

テキサス・インスツルメンツの高精度バルク弾性波 (BAW) マイクロ共振器技術がパッケージに直接統合されているため、低ジッタのクロック回路を実現できます。BAW は、シリコン ベースのその他の製造プロセスと同様に TI の工場で全面的に設計および製造されています。

CDC6Cx デバイスは、共振器源として BAW を組み込んだ低ジッタ、低消費電力の固定周波数発振器です。本デバイスは、特定の周波数および機能ピンに合わせて工場出荷時にプログラム済みです。CDC6Cx には周波数制御ロジックと出力周波数分周器が搭載されており、規定された範囲内で任意の周波数を生成できるため、1 つのデバイス ファミリで、あらゆる周波数のニーズに対応可能です。

このデバイスは高性能のクロックを供給し、機械的安定性があり、低消費電力で、小さなパッケージを選択でき、産業用、テレコム、データ、およびエンタープライズ ネットワークやパーソナル エレクトロニクス最終機器のリファレンスクロックやコア クロック用に設計されています。

パッケージ情報

部品番号	出力タイプ	パッケージ[1]	パッケージ サイズ[2]
CDC6C	LVCMOS	VSON (DLE-4)	3.20mm × 2.50mm
		VSON (DLF-4)	2.50mm × 2.00mm
		VSON (DLX-4)	2.00mm × 1.60mm
		VSON (DLY-4)	1.60mm × 1.20mm

(1) 詳細については、セクション 12 を参照してください。
(2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。

CDC6Cx 概略ブロック図

Table of Contents

Product Folder Links: *CDC6C*

English Data Sheet: *SNAS843*

4 Device Comparison

Use CDC6C OPN Decoder to understand the device nomenclature of the CDC6Cx orderable options. CDC6C OPN Decoder provides a quick summary of how to decode the frequency, package information and a list of the CDC6Cx orderable part numbers (OPNs) with associated configurations, packaging information, and device top marking.


CDC6 C E 025000 A DLF R

Product Family

Output Type
C: LVCMOS

Sub-Family Options
E: Pin 1 – Output Enable (Active High or NC)
A: Pin 1 – Stand By (Active Low)

Frequency Options
125000 = 125.000 MHz
024576 = 24.576 MHz
033333 = 33.333 MHz
008192 = 8.192 MHz
03333A = 33.333333 MHz
XXX.XXX = Custom Frequency Code

Note: Contact TI for custom number of digits after decimal point

Packaging Method
R: Large Reel

Package Size
DLE: 3.2 mm x 2.5 mm
DLF: 2.5 mm x 2.0 mm
DLX: 2.0 mm x 1.6 mm
DLY: 1.6 mm x 1.2 mm

Temperature Rating / Rise and Fall time Options
A: -40°C to 105°C, Normal mode
B: -40°C to 105°C, Slow mode 1
C: -40°C to 105°C, Slow mode 2
D: -40°C to 105°C, Slow mode 3
E: -40°C to 105°C, Slow mode 4
Note: Contact TI for other options

*Note: Contact TI for more start-up times

図 4-1. Part Number Guide: CDC6Cx

Note: Contact a TI representative to pre-order specific devices. Email: ti_osc_customer_requirement@list.ti.com

5 Pin Configuration and Functions

OE / ST / NC — 1 4 — VDD
GND — 2 3 — CLK

Not to scale

図 5-1. CDC6Cx 4-Pin VSON (Top View)

表 5-1. CDC6Cx Pin Functions

PIN		Type[1]	DESCRIPTION
NAME	NO.		
OE / ST / NC	1	I / NC	Output Enable (OE) or Stand By (ST) pin on No Connect (NC). See Function Pin Descriptions for CDC6C for more details
GND	2	G	Device ground
CLK	3	O	LVCMOS output clock
VDD	4	P	Device power supply

(1)   I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power, NC = No Connect (can be left floating).

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
VDD	Device Supply Voltage[2]	−0.3	3.63	V
EN	Logic Input Voltage	−0.3	3.63	V
CLK	Clock Output Voltage	−0.3	3.63	V
T_J	Junction Temperature		130	℃
T_{STG}	Storage Temperature		150	℃

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) For all devices with Recommended Operating Voltage of 1.8V ±10%, 2.5V ±10% and 3.3V ±10%

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, HBM Classification Level 1C, all pins[3] [1]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, CDM Classification Level C1, all pins[3] [2]	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(3) For Industrial Grade device

6.3 Environmental Compliance

		VALUE	UNIT
Mechanical Vibration Resistance	MIL-STD-883F, Method 2026, Condition C	10	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007, Condition A	20	g
Mechanical Shock Resistance	MIL-STD-883F, Method 2002, Condition A	1500	g
Moisture Sensitivity Level (MSL)		MSL1	

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Device Supply Voltage[1]	1.62	1.8, 2.5, 3.3	3.63	V
T_A	Ambient temperature	−40		105	℃
T_J	Junction temperature			130	℃
t_{RAMP}	VDD power-up ramp time[2]	0.1		100	ms

(1) For all devices with Recommended Operating Voltage of 1.8V ±10%, 2.5V ±10% and 3.3V ±10%
(2) VDD power-up ramp time is defined as minimum time taken for power supply to exceed 95% of nominal VDD. Monotonic power supply ramp is assumed.

6.5 Thermal Information

THERMAL METRIC[1]		CDC6C				UNIT
		DLE	DLF	DLX	DLY	
		4	4	4	4	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	151.8	151.7	180.3	189.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.5	99.3	116.2	137.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.2	64.4	85.5	85	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	11.1	9.2	8.5	6.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	71.2	63.5	83.7	83.2	°C/W

(1)	For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.6 Electrical Characteristics

Over Recommended Operating Conditions (VDD = 1.8V ± 10%, 2.5V ± 10%, 3.3V ± 10% ; Typical values are at 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current Consumption Characteristics						
I_{DD}	Device Current Consumption (excluding load current)	-40℃ to 85℃, F_{out} = 20 MHz, Vdd = 1.8V±10%		4.22	6.7	mA
		-40℃ to 85℃, F_{out} = 20 MHz, Vdd = 3.3V±10%		4.41	6.7	mA
		-40℃ to 105℃, F_{out} = 20 MHz, Vdd = 1.8V±10%		4.22	7.3	mA
		-40℃ to 105℃, F_{out} = 20 MHz, Vdd = 3.3V±10%		4.41	7.3	mA
I_{DD}	Device Current Consumption (excluding load current)	-40℃ to 85℃, F_{out} = 25 MHz, Vdd = 1.8V±10%		4.32	6.8	mA
		-40℃ to 85℃, F_{out} = 25 MHz, Vdd = 3.3V±10%		4.57	6.9	mA
		-40℃ to 105℃, F_{out} = 25 MHz, Vdd = 1.8V±10%		4.32	7.4	mA
		-40℃ to 105℃, F_{out} = 25 MHz, Vdd = 3.3V±10%		4.57	7.5	mA
I_{DD}	Device Current Consumption (excluding load current)	-40℃ to 85℃, F_{out} = 50 MHz, Vdd = 1.8V±10%		4.84	7.1	mA
		-40℃ to 85℃, F_{out} = 50 MHz, Vdd = 3.3V±10%		5.33	7.2	mA
		-40℃ to 105℃, F_{out} = 50 MHz, Vdd = 1.8V±10%		4.84	7.6	mA
		-40℃ to 105℃, F_{out} = 50 MHz, Vdd = 3.3V±10%		5.33	7.8	mA
I_{DD}	Device Current Consumption (excluding load current)	-40℃ to 85℃, F_{out} = 100 MHz, Vdd = 1.8V±10%		5.86	7.6	mA
		-40℃ to 85℃, F_{out} = 100 MHz, Vdd = 3.3V±10%		6.77	9.0	mA
		-40℃ to 105℃, F_{out} = 100 MHz, Vdd = 1.8V±10%		5.86	8.2	mA
		-40℃ to 105℃, F_{out} = 100 MHz, Vdd = 3.3V±10%		6.77	9.0	mA
I_{DD}	Device Current Consumption (excluding load current)	-40℃ to 85℃, F_{out} = 150 MHz, Vdd = 1.8V±10%		7.14	9.5	mA
		-40℃ to 85℃, F_{out} = 150 MHz, Vdd = 3.3V±10%		8.72	11.0	mA
		-40℃ to 105℃, F_{out} = 150 MHz, Vdd = 1.8V±10%		7.14	9.5	mA
		-40℃ to 105℃, F_{out} = 150 MHz, Vdd = 3.3V±10%		8.72	11.0	mA
I_{DD_stdby}	Device Stand By Current	-40℃ to 85℃, ST = GND, Vdd=1.8V±10%		1.5		µA
		-40℃ to 85℃, ST = GND, Vdd=3.3V±10%		2.7		µA
		-40℃ to 105℃, ST = GND, Vdd=1.8V±10%		1.5		µA
		-40℃ to 105℃, ST = GND, Vdd=3.3V±10%		2.7		µA
I_{DD-OD}	Device current with output Disabled	-40℃ to 85℃, F_{out} = 25 MHz, Vdd = 1.8V±10%		3.75	6.4	mA
		-40℃ to 85℃, F_{out} = 25 MHz, Vdd = 3.3V±10%		3.76	6.5	mA
		-40℃ to 105℃, F_{out} = 25 MHz, Vdd = 1.8V±10%		3.75	7	mA
		-40℃ to 105℃, F_{out} = 25 MHz, Vdd = 3.3V±10%		3.76	7.1	mA
Output Characteristics						
F_{out}	Output Frequency		0.25		200	MHz

Product Folder Links: CDC6C

English Data Sheet: SNAS843

Over Recommended Operating Conditions (VDD = 1.8V ± 10%, 2.5V ± 10%, 3.3V ± 10% ; Typical values are at 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Output Low Voltage	I_{OL} = 3.6mA, VDD = 1.8V			0.36	V
		I_{OL} = 5.0mA, VDD = 2.5V			0.5	V
		I_{OL} = 6.6mA, VDD = 3.3V			0.66	V
V_{OH}	Output High Voltage	I_{OH} = 3.6mA, VDD = 1.8V	VDD x0.88			V
		I_{OH} = 5.0mA, VDD = 2.5V	VDD x 0.85			V
		I_{OH} = 6.6mA, VDD = 3.3V	VDD x 0.85			V
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 2 pF, normal mode		0.28	0.65	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 2 pF, slow mode 1		0.42	0.75	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 5 pF, normal mode		0.33	0.8	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 5 pF, slow mode 2		1.11	2.0	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 10 pF, normal mode		0.44	1.7	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 10 pF, slow mode 3		1.85	3.1	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 15 pF, normal mode		0.87	2.2	ns
t_R/t_F	Output Rise/Fall Time	20% to 80% of V_{OH}-V_{OL}, C_L = 15 pF, slow mode 4		2.7	4.0	ns
ODC	Output Duty Cycle		45	50	55	%
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	Fout = 50 MHz		−155		dBc/Hz
C_L	Maximum capacitive load	Fout < 50 MHz			30	pF
C_L	Maximum capacitive load	Fout > 50 MHz			15	pF
$R_{out-high}$	Output Impedance		37.5	50	62.5	Ω
Function Pin Characteristics (OE/ST)						
V_{IL}	Input Low Voltage				0.6	V
V_{IH}	Input High Voltage		1.3			V
I_{IL}	Input Low Current	EN = GND	−40			µA
I_{IH}	Input High Current	EN = VDD			40	µA
C_{IN}	Input Capacitance[1]				2	pF
Frequency Tolerance						
F_T	Total Frequency Stability	Inclusive of: solder shift, initial tolerance, variation over -40℃ to 105℃, variation over supply voltage range, and 10 years aging at 25℃.			±50	ppm
F_T	Total Frequency Stability	Inclusive of: solder shift, initial tolerance, variation over -40℃ to 105℃, variation over supply voltage range, and 1st year aging at 25℃.			±45	ppm
PSRR Characteristics						
PSRR	Spur induced by 50 mV power supply ripple at 50MHz output, VDD = 2.5V/3.3 V, No power supply decoupling capacitor	Sine wave at 50 kHz		-80		dBc
		Sine wave at 100 kHz		-75		dBc
		Sine wave at 500 kHz		-63		dBc
		Sine wave at 1 MHz		-59		dBc
Power-On Characteristics						
t_{START_UP}	Start-up Time	Time elapsed from 0.95 x VDD until output is enabled and output is within specification. OE / ST = High; Tested with a power supply ramp time of 200 µs		1.5	3	ms
t_{RESUME}	Chip Resume Time	Time elapsed from ST = V_{IH} until output is enabled and output is within specification			3	ms

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Product Folder Links: CDC6C

English Data Sheet: SNAS843

Over Recommended Operating Conditions (VDD = 1.8V ± 10%, 2.5V ± 10%, 3.3V ± 10% ; Typical values are at 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{ST-DIS}	Chip Disable Time	Time elapsed from ST = V_{IL} until chip is in standby mode; for Fout>100 MHz			250	ns
t_{OE-EN}	Output Enable Time	Time elapsed from OE = V_{IH} until output is enabled and output is within specification; for Fout>100 MHz			250	ns
t_{OE-DIS}	Output Disable Time	Time elapsed from OE = V_{IL} until output is disabled; for Fout>100 MHz			250	ns
Clock Output Jitter						
R_J	Random Phase Jitter	F_{out} = 12.288 MHz, Integration BW: 12 kHz - 5 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 19.2 MHz, Integration BW: 12 kHz - 5 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 24 MHz, Integration BW: 12 kHz - 5 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 25 MHz, Integration BW: 12 kHz - 5 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 48 MHz, Integration BW: 12 kHz - 20 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 50 MHz, Integration BW: 12 kHz - 20 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 100 MHz, Integration BW: 12 kHz - 20 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 125 MHz, Integration BW: 12 kHz - 20 MHz, Max Temp = 105		400	1000	fs
R_J	Random Phase Jitter	F_{out} = 156.25 MHz, Integration BW: 12 kHz - 20 MHz, Max Temp = 105		400	1000	fs
SPN_{100k}	Spot Phase Noise @ 1 kHz Offset	F_{out} = 100 MHz		-86		dBc/Hz
SPN_{100k}	Spot Phase Noise @ 10 kHz Offset	F_{out} = 100 MHz		-120		dBc/Hz
SPN_{100k}	Spot Phase Noise @ 100 kHz Offset	F_{out} = 100 MHz		-138		dBc/Hz
SPN_{1M}	Spot Phase Noise @ 1 MHz Offset	F_{out} = 100 MHz		-143		dBc/Hz
$R_{JITT,RMS}$	RMS Period Jitter	F_{out} ≥ 25 MHz; Integration BW: 12 kHz - 20 MHz		3		ps
$R_{JITT,PK}$	Peak-peak Period Jitter	F_{out} ≥ 25 MHz		26		ps

(1)   Proven by Design. Not characterised

6.7 Timing Diagrams

図 6-1. Single-Ended Output Voltage and Rise/Fall Time

Product Folder Links: CDC6C

English Data Sheet: SNAS843

6.8 Typical Characteristics

図 6-2. Current Consumption vs. Frequency and Temperature at 1.8V Supply


図 6-3. Current Consumption vs. Frequency and Temperature at 2.5V Supply


図 6-4. Current Consumption vs. Frequency and Temperature at 3.3V Supply

図 6-5. Current Consumption vs. Frequency and Supply Voltage at 25°C

図 6-6. Maximum Standby Current vs. Temperature and Supply Voltage

図 6-7. Typical RMS Jitter vs. Frequency at 3.3V Supply and 25°C (BW 12kHz to 5MHz)

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Product Folder Links: CDC6C

English Data Sheet: SNAS843

6.8 Typical Characteristics (continued)

図 6-8. Typical RMS Jitter vs. Frequency at 3.3V Supply and 25°C (BW 12kHz to 20MHz)

図 6-9. Phase Noise Curve at 25MHz, 25°C, and 3.3V Supply

図 6-10. Duty Cycle vs. Frequency and Temperature at 3.3V Supply, No Capacitive Load, Normal Mode Device

図 6-11. Duty Cycle vs. Frequency and Temperature at 2.5V Supply, No Capacitive Load, Normal Mode Device

図 6-12. Duty Cycle vs. Frequency and Temperature at 1.8V Supply, No Capacitive Load, Normal Mode Device

図 6-13. Frequency Change vs. Temperature at 25MHz and 3.3V Supply, 80 devices

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

7 Parameter Measurement Information

7.1 Device Output Configurations

High-impedance probe

CDC6C Device — Oscilloscope

2 pF

Load capacitor modified based on measurement condition.

図 7-1. CDC6Cx Output Test Configuration

CDC6C Device — Phase Noise Analyzer

図 7-2. CDC6Cx Output Phase Noise Test Configuration

8 Detailed Description

8.1 Overview

The CDC6Cx is a fixed-frequency, BAW based oscillator that supports a CMOS output format within the range of 250kHz to 200MHz.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Bulk Acoustic Wave (BAW)

TI's BAW resonator technology uses piezoelectric transduction to generate high-Q resonance at 2.5 GHz. The resonator is defined by the quadrilateral area overlaid by top and bottom electrodes. Alternating high- and low-acoustic impedance layers form acoustic mirrors beneath the resonant body to prevent acoustic energy leakage into the substrate. Furthermore, these acoustic mirrors are also placed on top of the resonator stack to protect the device from contamination and minimize energy leakage into the package materials. This unique dual-Bragg acoustic resonator (DBAR) allows efficient excitation without the need of costly vacuum cavities around the resonator. As a result, TI's BAW resonator is immune to frequency drift caused by absorption of surface contaminants and can be directly placed in a non-hermetic plastic package with the oscillator IC in small standard oscillator footprints.

8.3.2 Device Block-Level Description

The device contains a BAW oscillator, frequency divider and CMOS driver which together generates a pre programmed output frequency. Temperature variations of oscillation frequency are continuously monitored by internal precision temperature sensor and provided as input to the Frequency Control Logic Block. Using this Frequency Control Logic block, frequency corrections are performed internally for maintaining the output frequency within ±50ppm across temperature range and aging. The device contains an internal LDO which reduces the power supply noise, resulting in low noise clock output.

8.3.3 Function Pin

Pin 1 on the CDC6Cx is the function pin which have multiple functions based on the orderable part number. The function can be used as Output Enable (OE), Stand By (ST) or No Connect (NC). Options for both Active High and Active Low are available for OE and ST. Contact TI for Active Low options. 表 8-1 lists the functions of pin 1.

表 8-1. Function Pin Descriptions for CDC6Cx

ORDERABLE OPTION	PIN DESCRIPTION	OUTPUT FUNCTION
E (Pin 1)	Output Enable (Active High / NC)	**HIGH or No Connect** : Output active at Specified Frequency **LOW** : Output disabled, high impedance; current consumption is given by I_{DD-PD}

表 8-1. Function Pin Descriptions for CDC6Cx (続き)

ORDERABLE OPTION	PIN DESCRIPTION	OUTPUT FUNCTION
A (Pin 1)	Standby (Active Low)	**LOW** : High Impedance; standby mode; current consumption is given by standby current $I_{DD-STBY}$ **HIGH or No Connect**: Output active at Specified Frequency

In standby mode, all blocks are powered down to provide a maximum current consumption savings equivalent to the standby current provided in the *Current Consumption Characteristics* portion of the セクション 6.6 table. The return to the output clock active time corresponds to the same as the initial start-up time.

The Function Pin is driven internally with resistance >100 kΩ.

8.3.4 Clock Output Interfacing and Termination

Below are the recommended output interfacing and termination circuits.

図 8-1. CDC6Cx Output to LVCMOS Receiver

8.3.5 Temperature Stability

図 8-2 shows the CDC6Cx frequency change across temperature. The figure illustrates the frequency change of 80 different devices at different temperatures across the temperature range of −40°C to 105°C. This demonstrates the typical temperature stability of the device, remaining below ±10ppm.

図 8-2. Typical Frequency Change From 25MHz Over Temperature Over 80 devices

8.3.6 Mechanical Robustness

For reference oscillators, vibration and shock are common causes for increased phase noise and jitter, frequency shift and spikes, or even physical damages to the resonator and package. Compared to quartz

crystals, the BAW resonator is more immune to vibration and shock due to the orders of magnitude smaller mass and higher frequency—that is force applied to the device from acceleration is much smaller due to smaller mass.

図 8-3 shows the CDC6Cx BAW oscillator vibration performance. TI followed MIL-STD-883 Method 2026 Conditions C (10g) and Method 2007 Condition A (20g) for testing. In this test, the CDC6Cx oscillator is mounted on an EVM and subjected to a 10g acceleration force, ranging from 50Hz to 2kHz in the x, y, and z-axis. Phase noise trace with spur due to vibration is captured using Keysight E5052B and frequency deviation is calculated from the spur power. Then the frequency deviation is converted to ppb by noting the carrier frequency and normalized to ppb/g. Finally, the RMS sum of ppb/g along all three axes is reported as the Vibration sensitivity in ppb/g. CDC6Cx performance under vibration is approximately 2ppb/g while most quartz oscillators best case is 3ppb/g and worse can be above 10ppb/g.

図 8-3. Vibration Resilience vs. Vibration Frequency at 25MHz, 25°C, Supply 1.8V - X-axis

図 8-4. Vibration Resilience vs. Vibration Frequency at 25MHz, 25°C, Supply 1.8V - Y-axis


図 8-5. Vibration Resilience vs. Vibration Frequency at 25MHz, 25°C, Supply 1.8V - Z-axis

For the mechanical shock test, TI followed MIL-STD-883F Method 2002 Condition A (1500g) for testing. For more information on BAW technology mechanical robustness, please refer to Standalone BAW Oscillators Advantages Over Quartz Oscillators.

**図 8-6. Pre and Post 1500g Mechanical Shock at 25MHz and 25°C, X-axis**

図 8-7. During 1500g Mechanical Shock at 25MHz and 25°C, X-axis


図 8-8. Pre and Post 1500g Mechanical Shock at 25MHz and 25°C, Y-axis

図 8-9. During 1500g Mechanical Shock at 25MHz and 25°C, Y-axis

図 8-10. Pre and Post 1500g Mechanical Shock at 25MHz and 25°C, Z-axis

図 8-11. During 1500g Mechanical Shock at 25MHz and 25°C, Z-axis

8.4 Device Functional Modes

The CDC6Cx BAW Oscillator is a fixed frequency device and does not require any programming. The device pin 1 has different functions. See the Function Pin section for more information on the function pins.

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

9 Application and Implementation

> 注
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The CDC6Cx is a low power, fixed frequency oscillator that can be used as a reference clock. The device supports any output frequency between 250kHz to 200MHz, single-ended output type, and 1.8V to 3.3V supply rails.

9.1.1 Driving Multiple Loads With a Single CDC6Cx

The CDC6Cx oscillator can be used to drive multiple loads to achieve cost reduction and BOM simplification. Be aware that using this technique degrades signal integrity and decreases performance. A good set of guidelines to follow when driving multiple loads include aiming to drive only 2 loads, maximizing common trace lengths across loads, and limiting total receiver capacitance to maximize fast rise and fall times. For more information on the effects of this technique and an implementation guide, please refer to Driving Multiple Loads With a Single LVCMOS Oscillator.

9.2 Typical Application

For a reference schematic implementation for CDC6Cx oscillator, refer to the セクション 9.4.2 for bypass capacitor and AC-coupling capacitor value recommendations. Refer to the Clock Output Interfacing and Termination section for output clock required termination and biasing.

Application Example shows a typical application example. The CDC6Cx oscillator is used as a reference clock for a microcontroller or an FPGA in this example.

**図 9-1. CDC6Cx Application Example**

9.2.1 Design Requirements

The CDC6Cx is a fixed-frequency oscillator with no programming needed. Make sure to follow the recommended termination options as described in the Clock output Interfacing and termination section closely. Refer to the Function Pin section to understand the pin 1 function, and order the part number as per your requirements for Output Enable (OE), Standby (ST) options.

9.2.2 Detailed Design Procedure

The CDC6Cx has an integrated LDO and has excellent PSRR performance as shown in the **Electrical Characteristics** table. Refer to the CDC6CEVM User's Guide for the reference layout recommendation while designing with the CDC6Cx BAW oscillator.

For the Function Pin 1 of CDC6Cx, connect typical 10kΩ or smaller resistor to VDD for driving the OE pin High. Note that this pin can be left open if you do not want to use pullup resistor as the device has > 100kΩ internal pullup resistor. For driving the OE pin to Low, use the typical 10kΩ or smaller resistor as a pulldown resistor.

For EMI reduction, CDC6Cx has orderable options for reducing Rise / Fall time options. For applications requiring lesser EMI, select the appropriate Rise / Fall Time options.

CDC6Cx has four slow mode options other than the normal mode. Based on the desired rise/fall times, you can select the right slow mode option and load capacitance value which include 2pF, 5pF, 10pF and 15pF. The following table Rise / Fall options has recommended slow mode options for various load capacitance. For example, with load capacitance 15 pF, Slow Mode 4 option results in the slowest rise and fall times. You can also select Slow Mode 1, Slow Mode 2, or Slow Mode 3 with 15pF but the rise and fall times are faster.

表 9-1. Rise / Fall time options

Slow Mode option	Load capacitance	Rise / Fall time (ns) with Slow Mode (Typical / Max)	Rise / Fall time (ns) with Normal Mode (Typical / Max)
Slow Mode 1	2pF	0.37 / 0.75	0.28 / 0.65
Slow Mode 2	5pF	0.9 / 2.0	0.3 / 0.8
Slow Mode 3	10pF	1.2 / 2.95	0.3 / 1.0
Slow Mode 4	15pF	1.95 / 4.0	0.57 / 2.2

9.2.3 Application Curves

図 9-2. 19.2MHz LVCMOS, 25°C, 3.3V Supply

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

**図 9-3. 25MHz LVCMOS, 25°C, 3.3V Supply**

図 9-4. 27MHz LVCMOS, 25°C, 3.3V Supply

図 9-5. 50MHz LVCMOS, 25°C, 3.3V Supply

図 9-6. 100MHz LVCMOS, 25°C, 3.3V Supply

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

図 9-7. 125MHz LVCMOS, 25°C, 3.3V Supply

図 9-8. 156.25MHz LVCMOS, 25°C, 3.3V Supply

図 9-9. 200MHz LVCMOS, 25°C, 3.3V Supply

9.3 Power Supply Recommendations

For the best electrical performance of the CDC6Cx, TI recommends using a single 1μF power supply bypass capacitor. TI also recommends using component side mounting of the power supply bypass capacitors. 0201 or 0402 body size capacitors facilitate best signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane.

VDD power-up ramp time is defined as minimum time taken for power supply to exceed 95% of nominal VDD. Monotonic power supply ramp is assumed. In case the power supply falls between 1V to 1.5V after the power supply already reached >1.5V, the output is muted after power supply ramps back to >1.5V. The output clock recovers, when VDD is lowered below 1V and ramped back to >1.5V.

9.4 Layout

9.4.1 Layout Guidelines

The following sections provides recommendations for board layout, solder reflow profile and power-supply bypassing when using the CDC6Cx to provide good thermal and electrical performance and signal integrity of the entire system.

9.4.1.1 Providing Thermal Reliability

The CDC6Cx is a low power, high performance device. Therefore, pay careful attention to device configuration and printed circuit board (PCB) layout with respect to power consumption. The ground pin must be connected to the ground plane of the PCB through three vias or more to maximize thermal dissipation out of the package.

The equation below describes the relationship between the PCB temperature around the CDC6Cx and the junction temperature.

$$T_B = T_J - \Psi_{JB} \times P \tag{1}$$

where

- T_B: PCB temperature around the CDC6Cx
- T_J: Junction temperature of CDC6Cx
- Ψ_{JB}: Junction-to-board thermal resistance parameter of CDC6Cx (refer to the *Thermal Information* tables in the *Specifications* section for this information)

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

- P: On-chip power dissipation of CDC6Cx

9.4.1.2 Recommended Solder Reflow Profile

TI recommends following the recommendations from the solder paste supplier to optimize flux activity and to achieve proper melting temperatures of the alloy within the guidelines of J-STD-020E. Processing the CDC6Cx with the lowest peak temperature possible while also remaining below the components peak temperature rating as listed on the MSL label is preferable. The exact temperature profile depends on several factors including maximum peak temperature for the component as rated on the MSL label, Board thickness, PCB material type, PCB geometries, component locations, sizes, densities within PCB, solder manufactures recommended profile, and capability of the reflow equipment as confirmed by the SMT assembly operation.

9.4.2 Layout Examples

図 9-10 shows the printed circuit board (PCB) layout examples as done on the evaluation module (EVM) for the CDC6Cx.


図 9-10. PCB Layout Example From CDC6 EVM

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

図 9-11. PCB Layout Example From CDC6 EVM - Top Layer

図 9-12. PCB Layout Example From CDC6 EVM - GND Layer

Product Folder Links: *CDC6C*

English Data Sheet: *SNAS843*

図 9-13. PCB Layout Example From CDC6 EVM - Power Layer

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

図 9-14. PCB Layout Example From CDC6 EVM - Bottom Layer

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *CDC6CEVM User's Guide*
- Texas Instruments, *CDC6C OPN Decoder*, application note
- Texas Instruments, *Standalone BAW Oscillators Advantages Over Quartz Oscillators application note*, application note
- Texas Instruments, *BAW oscillator solutions for Building Automation*, application note
- Texas Instruments, *BAW oscillator solutions for Factory Automation*, application note
- Texas Instruments, *BAW oscillator solutions for Grid Infrastructure*, application note
- Texas Instruments, *BAW oscillator solutions for Optical Modules*, application note

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集　この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (December 2024) to Revision A (January 2025) | **Page**
- ドキュメント全体にわたって表、図、相互参照の採番方法を更新 1
- デバイスのステータスを「プレビュー」から「量産」に変更 1

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SNAS843

PACKAGE OUTLINE

DLY0004D

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

PIN 1 INDEX AREA

1.3 / 1.1

1.7 / 1.5

SECTION A-A
TYPICAL

0.1 MIN
(0.13)

1.0 / 0.8

0.05 / 0.00

SEATING PLANE

C

0.08 C

SYMM

2
3
A   A
SYMM

2X 1.05

1
4

PIN 1 ID
(45° X 0.125)

4X 0.45 / 0.35

4X 0.4 / 0.3

0.1 (M) C A B
0.05 (M)

(0.2) TYP
(0.16) TYP

4230544/A   02/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

TEXAS
INSTRUMENTS
www.ti.com

Product Folder Links: *CDC6C*

English Data Sheet: *SNAS843*

EXAMPLE BOARD LAYOUT

DLY0004D

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

4X (0.6)

4X (0.35)

SYMM

SEE SOLDER MASK
DETAIL

1

4

SYMM

2X (1.05)

2

3

(R0.05) TYP

(1)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X

0.07 MAX
ALL AROUND

METAL EDGE

EXPOSED METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED
METAL

SOLDER MASK
OPENING

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4230544/A   02/2024

NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

TEXAS
INSTRUMENTS
www.ti.com

資料に関するフィードバック(ご意見やお問い合わせ)を送信   33

Product Folder Links: *CDC6C*

EXAMPLE STENCIL DESIGN

DLY0004D

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 30X

4230544/A 02/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.

Texas
INSTRUMENTS
www.ti.com

Product Folder Links: *CDC6C*

English Data Sheet: SNAS843

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDC6CE025000ADLER	ACTIVE	VSON	DLE	4	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	AA	Samples
CDC6CE025000ADLET	ACTIVE	VSON	DLE	4	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	AA	Samples
CDC6CE025000ADLFR	ACTIVE	VSON	DLF	4	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	AA	Samples
CDC6CE025000ADLFT	ACTIVE	VSON	DLF	4	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	AA	Samples
CDC6CE025000ADLYR	ACTIVE	VSON	DLY	4	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	AA	Samples
CDC6CE027000ADLXR	ACTIVE	VSON	DLX	4	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	JA	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC6CE025000ADLER	VSON	DLE	4	3000	330.0	12.4	2.8	3.5	1.2	4.0	12.0	Q1
CDC6CE025000ADLET	VSON	DLE	4	250	180.0	12.4	2.8	3.5	1.2	4.0	12.0	Q1
CDC6CE025000ADLFR	VSON	DLF	4	3000	180.0	8.4	2.25	2.8	1.1	4.0	8.0	Q1
CDC6CE025000ADLFT	VSON	DLF	4	250	180.0	8.4	2.25	2.8	1.1	4.0	8.0	Q1
CDC6CE025000ADLYR	VSON	DLY	4	3000	180.0	8.4	1.45	1.9	1.07	4.0	8.0	Q1
CDC6CE027000ADLXR	VSON	DLX	4	3000	180.0	8.4	1.85	2.3	1.16	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC6CE025000ADLER	VSON	DLE	4	3000	367.0	367.0	35.0
CDC6CE025000ADLET	VSON	DLE	4	250	182.0	182.0	20.0
CDC6CE025000ADLFR	VSON	DLF	4	3000	182.0	182.0	20.0
CDC6CE025000ADLFT	VSON	DLF	4	250	182.0	182.0	20.0
CDC6CE025000ADLYR	VSON	DLY	4	3000	182.0	182.0	20.0
CDC6CE027000ADLXR	VSON	DLX	4	3000	182.0	182.0	20.0

DLY 4

VSON - 1 mm max height

1.6 x 1.2, 0.7 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4229365/A

4229829/A 07/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

4X (0.6)

4X (0.35)

SYMM

SEE SOLDER MASK
DETAIL

1

4

SYMM

2X (1.05)

2

3

(R0.05) TYP

(1)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X

0.07 MAX
ALL AROUND

METAL EDGE

EXPOSED METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED
METAL

SOLDER MASK
OPENING

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4229829/A   07/2023

NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4X (0.6)

4X (0.35)

1

4

SYMM
₡

2X (1.05)

2

3

SYMM
₡

(R0.05) TYP

(1)

SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 30X

4229829/A   07/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.

PLASTIC QUAD FLAT PACK-NO LEAD

B | 2.6 / 2.4 | A

PIN 1 INDEX AREA

3.3 / 3.1

1.0 / 0.8

0.05 / 0.00

C

SEATING PLANE

0.08 C

1.6

SYMM

(0.1) TYP

2

3

1.05

2.1

SYMM

1

4

4X 0.75 / 0.65

PIN 1 ID (OPTIONAL)

4X 0.7 / 0.5

0.1 M C A B
0.05 M C

4225945/B   10/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

(1.6)

SYMM
℄

1   4

(1.05) TYP

(2.1)

SYMM
℄

2   3

4X (0.7)

(R0.05) TYP

4X (0.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X

0.07 MAX
ALL AROUND

METAL

EXPOSED METAL

SOLDER MASK
OPENING

NON- SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED METAL

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4225945/B   10/2020

NOTES: (continued)

3.   For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .

(1.6)

SYMM

1

4

(1.05) TYP

(2.1)

SYMM

2

3

4X (0.65)

4X (0.6)

(R0.05)
TYP

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
ALL PADS: 93%
SCALE: 20X

4225945/B   10/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DLF 4

VSON - 1 mm max height

2 x 2.5, 1.65 mm pitch

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4231598/A

B

2.1
1.9

A

PIN 1 INDEX AREA

2.6
2.4

1.0
0.8

C

SEATING PLANE

0.05
0.00

0.08 | C

1.3
SYMM

(0.1) TYP

2

3

0.825

1.65

SYMM

1

4

PIN 1 ID
(45° X 0.2)

4X 0.7
0.6

4X 0.8
0.6

⊕ | 0.1 Ⓜ | C | A | B
| 0.05 Ⓜ | C

4225946/D   03/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

(1.5)

SYMM

1 ⊥ 4

4X
(0.825)

(1.65)

SYMM

2 3

4X (0.65)

(R0.05) TYP

4X (0.9)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X

0.07 MAX
ALL AROUND

METAL

EXPOSED METAL

SOLDER MASK
OPENING

NON- SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED METAL

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4225946/D   03/2023

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PADS 1,3,4 & 6: 92%
SCALE: 20X

4225946/D   03/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PIN 1 INDEX AREA

1.7
1.5

2.1
1.9

1.0
0.8

0.05
0.00

SEATING PLANE

C

0.08 | C

0.925

SYMM

0.4625

SYMM

2

3

0.7

1.4

1

4

PIN 1 ID
(OPTIONAL)

(0.14) TYP

4X 0.45
0.35

0.1 Ⓜ | C | A | B
0.05 Ⓜ | C

4X 0.52
0.42

4229060/A   09/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

(0.925)

SYMM

(0.4625)

1

4

(0.7) TYP

SYMM

(1.4)

2

3

4X (0.4)

(R0.05) TYP

4X (0.475)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X

0.07 MAX
ALL AROUND

METAL

EXPOSED METAL

SOLDER MASK
OPENING

NON- SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED METAL

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4229060/A 09/2022

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

(0.925)

SYMM

(0.4625)

1   4

(0.7) TYP

(1.4)

SYMM

2   3

4X (0.4)

(R0.05) TYP

4X (0.475)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 20X

4229060/A   09/2022

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.