**DLP230NP** 

# DLP230NP および DLP230NPSE .23 1080P デジタル・マイクロミラー・デバイ ス

### 1 特長

- 超小型 0.23 インチ (5.95mm) 対角マイクロミラー アレ
  - 画面に 1920 × 1080 ピクセルを表示
  - 5.4µm のマイクロミラー ピッチ
  - マイクロミラー傾斜角:17°(水平面に対して)
  - 側面照明による最適な効率と光学エンジンサイズ
  - 偏波無依存のアルミニウム製マイクロミラー表面
- 8 ビット SubLVDS 入力データ バス
- ディスプレイアプリケーション専用の DLPC34x6 コント
- 専用の DLPA2000、DLPA2005、DLPA3000、または DLPA3005 PMIC/LED ドライバによる信頼性の高い

# 2 ディスプレイ アプリケーション

- DLP サイネージ
- モバイル プロジェクタ
- スマートスピーカ
- 仮想現実 (VR) および拡張現実 (AR) 用ヘッドセット および眼鏡
- モバイル アクセサリ
- スマートホームディスプレイ
- ピコ プロジェクタ


#### 3 概要

DLP230NP および DLP230NPSE .23 1080p デジタル マイクロミラー デバイス (DMD) は、デジタル制御の MOEMS (micro-opto-electromechanical system) 空間 光変調器 (SLM) です。 適切な光学システムと組み合わせ ることにより、鮮明で高品質の 1080p 画像または映像を 表示できます。最大輝度のチップセットは、DLP230NP DMD と DLPC3436 コントローラで構成されています。 低 輝度チップセットは、DLP230NPSE DMD と DLPC3436 コントローラで構成されています。DLPA3000 および DLPA3005 PMIC/LED ドライバは両方のチップセットをサ ポートし、DLPA2000 および DLPA2005 は最大輝度オプ ションのみをサポートします。このデバイスは物理的なサイ ズが小さいため、高画質、小さなフォームファクタ、低消費 電力が重要な携帯機器に使用できます。

#### 製品情報

部品番号	パッケージ(1)	パッケージ サイズ			
DLP230NP	FQP (54)	16.8mm × 5.92mm × 3.58mm			
DLP230NPSE	1 (04)	10.011111 ~ 0.9211111 ~ 0.3011111			

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



アプリケーション概略図



# **Table of Contents**

1 特長	
2 ディスプレイ アプリケーション	1
3 概要	1
4 Pin Configuration and Functions	3
5 Specifications	6
5.1 Absolute Maximum Ratings	6
5.2 Storage Conditions	
5.3 ESD Ratings	<mark>7</mark>
5.4 Recommended Operating Conditions	
5.5 Thermal Information	9
5.6 Electrical Characteristics	
5.7 Timing Requirements	10
5.8 Switching Characteristics	
5.9 System Mounting Interface Loads	16
5.10 Micromirror Array Physical Characteristics	
5.11 Micromirror Array Optical Characteristics	
5.12 Window Characteristics	19
5.13 Chipset Component Usage Specification	19
6 Detailed Description	
6.1 Overview	
6.2 Functional Block Diagram	
6.3 Feature Description	
6.4 Device Functional Modes	21
6.5 Optical Interface and System Image Quality	
Considerations	<mark>21</mark>

6.6 Micromirror Array Temperature Calculation	22
6.7 Micromirror Power Density Calculation	23
6.8 Micromirror Landed-On/Landed-Off Duty Cycle	
7 Application and Implementation	29
7.1 Application Information	
7.2 Typical Application	30
8 Layout	
8.1 Layout Guidelines	
8.2 Layout Example	32
9 Power Supply Recommendations	33
9.1 Power Supply Power-Up Procedure	33
9.2 Power Supply Power-Down Procedure	33
9.3 Power Supply Sequencing Requirements	34
10 Device and Documentation Support	36
10.1 Device Support	36
10.2 Chipset Resources	36
10.3 ドキュメントの更新通知を受け取る方法	36
10.4 サポート・リソース	37
10.5 Trademarks	37
10.6 静電気放電に関する注意事項	37
10.7 用語集	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	38



# 4 Pin Configuration and Functions




図 4-1. FQP Package, 54-Pin CLGA (Bottom View)

表 4-1. Pin Functions - Connector Pins

PIN <sup>(1)</sup>		TYPE SIGNAL DATA RATE		DATA DATE	DESCRIPTION	PACKAGE NET
NAME	NO.	IYPE	SIGNAL	DAIA RAIE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
DATA INPUTS			-	-		
D_N(0)	A2	I	SubLVDS	Double	Data, negative	1.96
D_N(1)	A1	I	SubLVDS	Double	Data, negative	1.42
D_N(2)	C1	I	SubLVDS	Double	Data, negative	1.35
D_N(3)	В4	I	SubLVDS	Double	Data, negative	3.36
D_N(4)	F5	I	SubLVDS	Double	Data, negative	4.29
D_N(5)	D4	I	SubLVDS	Double	Data, negative	3.20
D_N(6)	E1	I	SubLVDS	Double	Data, negative	1.76
D_N(7)	F3	I	SubLVDS	Double	Data, negative	2.66
D_P(0)	A3	I	SubLVDS	Double	Data, positive	1.97
D_P(1)	B1	I	SubLVDS	Double	Data, positive	1.49
D_P(2)	C2	I	SubLVDS	Double	Data, positive	1.44
D_P(3)	A4	I	SubLVDS	Double	Data, positive	3.45
D_P(4)	E5	I	SubLVDS	Double	Data, positive	4.32
D_P(5)	D5	I	SubLVDS	Double	Data, positive	3.27
D_P(6)	E2	I	SubLVDS	Double	Data, positive	1.85
D_P(7)	F2	I	SubLVDS	Double	Data, positive	2.75
DCLK_N	C3	I	SubLVDS	Double	Clock, negative	1.94
DCLK_P	D3	I	SubLVDS	Double	Clock, positive	2.02
CONTROL INPUTS						
LS_WDATA	A12	I	LPSDR <sup>(1)</sup>	Single	Write data for low speed interface	2.16
LS_CLK	B12	I	LPSDR	Single	Clock for low-speed interface	3.38
DMD_DEN_ARSTZ	B14	I	LPSDR	Single	Asynchronous reset DMD signal. A low	0.67
DMD_DEN_ARSTZ	F1	I	LPSDR	Single	signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	14.90
LS_RDATA	C13	0	LPSDR	Single	Read data for low-speed interface	2.44
POWER						
V <sub>BIAS</sub> (3)	A15	Power			Supply voltage for positive bias level at	
V <sub>BIAS</sub> (3)	A5	Power			micromirrors	



#### 表 4-1. Pin Functions - Connector Pins (続き)

PIN <sup>(1)</sup>					Connector Fins (粉足e)	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
V <sub>OFFSET</sub> (3)	F13	Power			Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at	
					micromirrors	
V <sub>RESET</sub>	B15	Power			Supply voltage for negative reset level	
V <sub>RESET</sub>	B5	Power			at micromirrors	
V <sub>DD</sub> (3)	C15	Power				
$V_{DD}$	C5	Power				
$V_{DD}$	D14	Power			Supply voltage for LVCMOS core logic.	
$V_{DD}$	D15	Power			Supply voltage for LPSDR inputs.	
$V_{DD}$	E14	Power			Supply voltage for normal high level at micromirror address electrodes	
$V_{DD}$	E15	Power			Thicromitor address electrodes	
$V_{DD}$	F14	Power				
V <sub>DD</sub>	F15	Power				
$V_{DDI}$	C14	Power				
$V_{DDI}$	C4	Power			Supply voltage for Subl VDS receivers	
$V_{DDI}$	D13	Power			Supply voltage for SubLVDS receivers	
V <sub>DDI</sub>	E13	Power				
V <sub>SS</sub>	A13	Ground				
V <sub>SS</sub>	A14	Ground				
V <sub>SS</sub>	B13	Ground				
V <sub>SS</sub>	B2	Ground				
V <sub>SS</sub>	В3	Ground			1	
V <sub>SS</sub>	C12	Ground			1	
V <sub>SS</sub>	D1	Ground			Common return. Ground for all power	
V <sub>SS</sub>	D12	Ground			2.534.14 for all power	
V <sub>SS</sub>	D2	Ground			1	
V <sub>SS</sub>	E12	Ground			1	
V <sub>SS</sub>	E3	Ground			1	
V <sub>SS</sub>	E4	Ground			1	<u> </u>
V <sub>SS</sub>	F12	Ground			1	

- (1) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR). See JESD209B.
- (2) Net trace lengths inside the package:
  Relative dielectric constant for the FQP ceramic package is 9.8.
  Propagation speed = 11.8 / sqrt (9.8) = 3.769in/ns.
  Propagation delay = 0.265ns/inch = 265ps/in = 10.43ps/mm
- (3) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.

English Data Sheet: DLPS144



# 表 4-2. Pin Functions—Test Pads

NUMBER	SYSTEM BOARD
A6	Do not connect.
A7	Do not connect.
A8	Do not connect.
A9	Do not connect.
A10	Do not connect.
A11	Do not connect.
F6	Do not connect.
F7	Do not connect.
F8	Do not connect.
F9	Do not connect.
F10	Do not connect.
F11	Do not connect.

5

Product Folder Links: DLP230NP



# 5 Specifications

### **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted(1)

			MIN	MAX	UNIT
	V <sub>DD</sub>	Supply voltage for LVCMOS core logic <sup>(2)</sup> Supply voltage for LPSDR low speed interface	-0.5	2.3	V
	V <sub>DDI</sub>	Supply voltage for SubLVDS receivers <sup>(2)</sup>	-0.5	2.3	V
	V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(2)</sup> (3)	-0.5	11	V
Supply voltage	V <sub>BIAS</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	-0.5	19	V
	V <sub>RESET</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	-15	0.5	V
	V <sub>DDI</sub> -V <sub>DD</sub>	Supply voltage delta (absolute value) <sup>(4)</sup>		0.3	V
	V <sub>BIAS</sub> -V <sub>OFFSET</sub>	Supply voltage delta (absolute value) <sup>(5)</sup>		11	V
	V <sub>BIAS</sub> -V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(6)</sup>		34	V
Input voltage	Input voltage for other in	puts LPSDR <sup>(2)</sup>	-0.5	V <sub>DD</sub> + 0.5	V
iliput voltage	Input voltage for other in	puts SubLVDS <sup>(2) (7)</sup>	-0.5	V <sub>DDI</sub> + 0.5	V
Input pins	V <sub>ID</sub>	SubLVDS input differential voltage (absolute value) <sup>(7)</sup>		810	mV
iriput piris	I <sub>ID</sub>	SubLVDS input differential current		10	mA
Clock	$f_{clock}$	Clock frequency for low speed interface LS_CLK		130	MHz
frequency	$f_{clock}$	Clock frequency for high speed interface DCLK		620	MHz
	T and T	Temperature – operational <sup>(8)</sup>	-20	90	°C
Environmental	T <sub>ARRAY</sub> and T <sub>WINDOW</sub>	Temperature – non-operational <sup>(8)</sup>	-40	90	°C
	T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(9)</sup>		30	°C
	T <sub>DP</sub>	Dew Point - operating and non-operating		81	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the ground terminals (V<sub>SS</sub>). The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (3) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>DDI</sub> and V<sub>DD</sub> may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw.
- 6) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>RESET</sub> may result in excessive current draw.
- 7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. SubLVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated in セクション 6.6) or of any point along the window edge is defined in 図 6-1. The location of thermal test point TP2 in 図 6-1 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in ⊠ 6-1. The window test point TP2 shown in ⊠ 6-1 is intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.



# **5.2 Storage Conditions**

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T <sub>DMD</sub>	DMD storage temperature	-40	85	°C
T <sub>DP</sub>	Average dew point temperature (non-condensing) (1)		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	months

<sup>(1)</sup> The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

### 5.3 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.4 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	NOM	MAX	UNIT
SUPPLY VOLTA	AGE RANGE <sup>(3)</sup>				
$V_{DD}$	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.65	1.8	1.95	V
V <sub>DDI</sub>	Supply voltage for SubLVDS receivers	1.65	1.8	1.95	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(4)</sup>	9.5	10	10.5	V
V <sub>BIAS</sub>	Supply voltage for mirror electrode	17.5	18	18.5	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode	-14.5	-14	-13.5	V
V <sub>DDI</sub> -V <sub>DD</sub>	Supply voltage delta (absolute value) <sup>(5)</sup>			0.3	V
V <sub>BIAS</sub> -V <sub>OFFSET</sub>	Supply voltage delta (absolute value) <sup>(6)</sup>			10.5	V
V <sub>BIAS</sub> -V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(7)</sup>			33	V
CLOCK FREQU	ENCY			<u>'</u>	
$f_{clock}$	Clock frequency for low speed interface LS_CLK <sup>(8)</sup>	108		120	MHz
$f_{clock}$	Clock frequency for high speed interface DCLK <sup>(9)</sup>	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTE	RFACE <sup>(9)</sup>			-	
V <sub>ID</sub>	SubLVDS input differential voltage (absolute value). See ⊠ 5-8, ⊠ 5-9.	150	250	350	mV
V <sub>CM</sub>	Common mode voltage. See ⊠ 5-8, ⊠ 5-9.	700	900	1100	mV
V <sub>SUBLVDS</sub>	SubLVDS voltage. See ⊠ 5-8, ⊠ 5-9.	575		1225	mV
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
Z <sub>IN</sub>	Internal differential termination resistance. See 🗵 5-10.	80	100	120	Ω
	100-Ω differential PCB trace	6.35		152.4	mm

<sup>(2)</sup> Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.



# 5.4 Recommended Operating Conditions (続き)


Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	NOM MAX	UNIT
ENVIRONME	ENTAL			
T <sub>ARRAY</sub>	Array temperature – long-term operational <sup>(10)</sup> (11) (12) (13)	0	40 to 70 <sup>(12)</sup>	°C
	Array temperature – short-term operational, 25 hr max <sup>(11)</sup> (14)	-20	-10	°C
	Array temperature – short-term operational, 500 hr max <sup>(11)</sup> (14)	-10	0	°C
	Array temperature – short-term operational, 500 hr max <sup>(11)</sup> (14)	70	75	°C
T <sub>WINDOW</sub>	Window temperature – operational <sup>(15)</sup> (16)		90	°C
T <sub>DELTA</sub>	Absolute temperature difference between any point on the window edge and the ceramic test point TP1 <sup>(17)</sup>		15	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) (18)		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (19)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	months
ILLUMINATI	ON			
ILL <sub>UV</sub>	Illumination power at wavelengths < 410 nm <sup>(10)</sup>		10	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination power at wavelengths ≥ 410 nm and ≤ 800 nm <sup>(20)</sup>		26.1	W/cm <sup>2</sup>
ILL <sub>IR</sub>	Illumination power at wavelengths > 800 nm		10	mW/cm <sup>2</sup>
ILL <sub>BLU</sub>	Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm <sup>(20)</sup>		8.3	W/cm <sup>2</sup>
ILL <sub>BLU1</sub>	Illumination power at wavelengths ≥ 410 nm and ≤ 445 nm <sup>(20)</sup>		1.5	W/cm <sup>2</sup>
ILL <sub>θ</sub>	Illumination marginal ray angle <sup>(15)</sup>		55	deg

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.
- (2) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required
- (3) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (4) V<sub>OFFSET</sub> supply transients must fall within specified max voltages.
- (5) To prevent excess current, the supply voltage delta  $|V_{DDI} V_{DD}|$  must be less than the specified limit.
- (6) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than the specified limit.
- (7) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>RESET</sub>| must be less than the specified limit.
- (8) LS\_CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- (9) Refer to the SubLVDS timing requirements in セクション 5.7.
- (10) Simultaneous exposure of the DMD to the maximum Recommended Operating Conditions for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 図 6-1 and the package thermal resistance using the calculation in セクション 6.6.
- (12) Per 🗵 5-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to セクション 6.8 for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the usable life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including at the pond of micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document and may negatively affect lifetime.
- (16) Window temperature is the highest temperature on the window edge shown in 🗵 6-1. The location of thermal test point TP2 in 🗵 6-1 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in 🗵 6-1. The window test point TP2 shown in 🗵 6-1 is intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>FLR</sub>.
- (20) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (T<sub>ARRAY</sub>).

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



☑ 5-1. Maximum Recommended Array Temperature – Derating Curve

#### 5.5 Thermal Information

		DLP230NP/NPSE	
	THERMAL METRIC(1)	FQP (CLGA)	UNIT
		54 PINS	
Thermal resistance	Active area to test point 1 (TP1) (1)	9.0	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in セクション 5.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipated by the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

# 5.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
CURREN	т					
	Supply surrent: V (3) (4)	V <sub>DD</sub> = 1.95 V			65	mA
I <sub>DD</sub>	Supply current: V <sub>DD</sub> <sup>(3) (4)</sup>	V <sub>DD</sub> = 1.8 V		53		MA
	Supply surrent: V (3) (4)	V <sub>DDI</sub> = 1.95 V			12	m A
Supply current: V <sub>DDI</sub> <sup>(3) (4)</sup>	V <sub>DD</sub> = 1.8 V		11		mA	
1 Supply surrent: V (5) (6)	Supply surrent: V (5) (6)	V <sub>OFFSET</sub> = 10.5 V			1.5	m Λ
I <sub>OFFSET</sub>	OFFSET Supply current: V <sub>OFFSET</sub> (5) (6)	V <sub>OFFSET</sub> = 10 V		1.4		mA
I <sub>BIAS</sub> Su	Supply current: V <sub>BIAS</sub> (5) (6)	V <sub>BIAS</sub> = 18.5 V			0.3	mA
	Supply current. V <sub>BIAS</sub> (57 (57	V <sub>BIAS</sub> = 18 V		0.29		ША
	(6)	V <sub>RESET</sub> = -14.5 V			-1.3	m Λ
I <sub>RESET</sub>	Supply current: V <sub>RESET</sub> <sup>(6)</sup>	V <sub>RESET</sub> = -14 V		-1.2		mA
POWER <sup>(7</sup>	7)					
D	Supply power discipation: V (3) (4)	V <sub>DD</sub> = 1.95 V			126.75	mW
$P_{DD}$	Supply power dissipation. V <sub>DD</sub> (57.77)	pply power dissipation: V <sub>DD</sub> <sup>(3)</sup> <sup>(4)</sup> $V_{DD} = 1.8 \text{ V}$		95.4		IIIVV
	Supply power discipation, V (3) (4)	V <sub>DDI</sub> = 1.95 V			23.4	mW
$P_{DDI}$	Supply power dissipation: V <sub>DDI</sub> <sup>(3)</sup> <sup>(4)</sup>	V <sub>DD</sub> = 1.8 V		19.8		IIIVV
D	Supply power dissipation: V <sub>OFFSET</sub> (5)	V <sub>OFFSET</sub> = 10.5 V			15.75	mW
P <sub>OFFSET</sub>	(6)	V <sub>OFFSET</sub> = 10 V		14		IIIVV

### 5.6 Electrical Characteristics (続き)

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS(2)	MIN	TYP	MAX	UNIT
D	Supply power dissipation: V <sub>BIAS</sub> (5) (6)	V <sub>BIAS</sub> = 18.5 V			5.55	mW
P <sub>BIAS</sub>	Supply power dissipation. VBIAS	V <sub>BIAS</sub> = 18 V		5.22		11100
D	Supply power dissipation: V <sub>RESET</sub> (6)	V <sub>RESET</sub> = -14.5 V			18.85	mW
P <sub>RESET</sub>	Supply power dissipation. VRESET	V <sub>RESET</sub> = -14 V		16.80		11100
P <sub>TOTAL</sub>	Supply power dissipation: Total			151.22	190.3	mW
LPSDR IN	PUT <sup>(8)</sup>					
V <sub>IH(DC)</sub>	DC input high voltage <sup>(9)</sup>		0.7 × V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL(DC)</sub>	DC input low voltage <sup>(9)</sup>		-0.3		0.3 × V <sub>DD</sub>	V
V <sub>IH(AC)</sub>	AC input high voltage <sup>(9)</sup>		0.8 × V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL(AC)</sub>	AC input low voltage <sup>(9)</sup>		-0.3		0.2 × V <sub>DD</sub>	V
$\Delta V_T$	Hysteresis ( $V_{T+} - V_{T-}$ )	図 5-10	0.1 × V <sub>DD</sub>		0.4 × V <sub>DD</sub>	V
I <sub>IL</sub>	Low-level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 0 V	-100			nA
I <sub>IH</sub>	High-level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 1.95 V			100	nA
LPSDR O	UTPUT <sup>(10)</sup>		•			
V <sub>OH</sub>	DC output high voltage	I <sub>OH</sub> = -2 mA	0.8 × V <sub>DD</sub>			V
V <sub>OL</sub>	DC output low voltage	I <sub>OL</sub> = 2 mA			0.2 × V <sub>DD</sub>	V
CAPACITA	ANCE					
_	Input capacitance LPSDR	f = 1 MHz			10	pF
C <sub>IN</sub>	Input capacitance SubLVDS	f = 1 MHz			20	pF
C <sub>OUT</sub>	Output capacitance	f = 1 MHz			10	pF
C <sub>RESET</sub>	Reset group capacitance	f = 1 MHz; (540 × 120) micromirrors	90		150	pF

- (1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (3) To prevent excess current, the supply voltage delta  $|V_{DDI} V_{DD}|$  must be less than the specified limit.
- (4) Supply power dissipation based on non-compressed commands and data.
- (5) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than the specified limit.
- (6) Supply power dissipation based on 3 global resets in 200 μs.
- The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (8) LPSDR specifications are for pins LS\_CLK and LS\_WDATA.
- Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.
- (10) LPSDR specification is for pin LS RDATA.

# 5.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

			MIN	NOM	MAX	UNIT
LPSDR			·			
t <sub>r</sub>	Rise slew rate <sup>(1)</sup>	(30% to 80%) × V <sub>DD</sub> , ⊠ 5-3	1		3	V/ns
$t_f$	Fall slew rate <sup>(1)</sup>	(70% to 20%) × V <sub>DD</sub> , ⊠ 5-3	1		3	V/ns
t <sub>r</sub>	Rise slew rate <sup>(2)</sup>	(20% to 80%) × V <sub>DD</sub> , ⊠ 5-3	0.25			V/ns
$t_f$	Fall slew rate <sup>(2)</sup>	(80% to 20%) × V <sub>DD</sub> , ⊠ 5-3	0.25			V/ns
t <sub>c</sub>	Cycle time LS_CLK	☑ 5-2	7.7	8.3		ns
t <sub>W(H)</sub>	Pulse duration LS_CLK high	50% to 50% reference points, ⊠ 5-2	3.1			ns
t <sub>W(L)</sub>	Pulse duration LS_CLK low	50% to 50% reference points, ⊠ 5-2	3.1			ns

資料に関するフィードバック(ご意見やお問い合わせ)を送信


Copyright © 2024 Texas Instruments Incorporated

# 5.7 Timing Requirements (続き)

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

			MIN	NOM	MAX	UNIT
t <sub>su</sub>	Setup time	LS_WDATA valid before LS_CLK ↑, ⊠ 5-2	1.5			ns
t <sub>h</sub>	Hold time	LS_WDATA valid after LS_CLK ↑, ⊠ 5-2	1.5			ns
t <sub>WINDOW</sub>	Window time <sup>(1)</sup> (3)	Setup time + hold time, ⊠ 5-2	3			ns
tDERATING	Window time derating <sup>(1)</sup> (3)	For each 0.25 V/ns reduction in slew rate below 1 V/ns, ⊠ 5-5		0.35		ns
SubLVDS			1			
t <sub>r</sub>	Rise slew rate	20% to 80% reference points, ⊠ 5-4	0.7	1		V/ns
$t_f$	Fall slew rate	80% to 20% reference points, ⊠ 5-4	0.7	1		V/ns
t <sub>c</sub>	Cycle time DCLK	☑ 5-6	1.79	1.85		ns
t <sub>W(H)</sub>	Pulse duration DCLK high	50% to 50% reference points, ⊠ 5-6	0.79			ns
t <sub>W(L)</sub>	Pulse duration DCLK low	50% to 50% reference points, ⊠ 5-6	0.79			ns
t <sub>su</sub>	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, ⊠ 5-6				
t <sub>h</sub>	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓, ⊠ 5-6				
t <sub>WINDOW</sub>	Window time	Setup time + hold time, ⊠ 5-6, ⊠ 5-7			0.3	ns
t <sub>LVDS-</sub> ENABLE+REFGEN	Power-up receiver <sup>(4)</sup>				2000	ns

- (1) Specification is for LS\_CLK and LS\_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in 🗵 5-3.
- (2) Specification is for DMD\_DEN\_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in 🗵 5-3.
- (3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.
- (4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to セクション 5.6 and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

図 5-2. LPSDR Switching Parameters

11

Product Folder Links: DLP230NP






図 5-3. LPSDR Input Rise and Fall Slew Rate

Not to Scale





図 5-4. SubLVDS Input Rise and Fall Slew Rate








図 5-5. Window Time Derating Concept





図 5-6. SubLVDS Switching Parameters

13





Note: Refer to セクション 6.3.3 for details.

### 図 5-7. High-Speed Training Scan Window




図 5-8. SubLVDS Voltage Parameters




図 5-9. SubLVDS Waveform Parameters




図 5-10. SubLVDS Equivalent Input Circuit

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: DLPS144




図 5-11. LPSDR Input Hysteresis





図 5-12. LPSDR Read Out

# **Data Sheet Timing Reference Point**



See セクション 6.3.4 for more information.

図 5-13. Test Load Circuit for Output Propagation Measurement

# 5.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). (1)

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
	Output propagation, clock to Q, rising	C <sub>L</sub> = 5 pF		11.1	ns
t <sub>PD</sub>	t <sub>PD</sub> edge of LS_CLK input to LS_RDATA	C <sub>L</sub> = 10 pF		11.3	ns
		C <sub>L</sub> = 85 pF		15	ns
	Slew rate, LS_RDATA		0.5		V/ns
	Output duty cycle distortion, LS_RDATA		40%	60%	

(1) Device electrical characteristics comply with the values in セクション 5.4 unless otherwise noted.

English Data Sheet: DLPS144



### 5.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT	
Maximum system mounting interface load to be applied to the:					
Thermal interface area <sup>(1)</sup>			45	N	
Clamping and electrical interface area <sup>(1)</sup>			100	N	

(1) Uniformly distributed within area shown in  $\boxtimes$  5-14.




図 5-14. System Interface Loads



# **5.10 Micromirror Array Physical Characteristics**

	PARAMETER		
Number of active columns <sup>(1)</sup>	See ⊠ 5-15.	960	micromirrors
Number of active rows <sup>(1)</sup>	See ⊠ 5-15.	540	micromirrors
Micromirror (pixel) pitch	See ⊠ 5-16.	5.4	μm
Micromirror active array width	Micromirror pitch × number of active columns; see ☒ 5-15	5.184	mm
Micromirror active array height	Micromirror pitch × number of active rows; see ⊠ 5-15.	2.916	mm
Micromirror active border	Pond of micromirror (POM) <sup>(2)</sup>	20	micromirrors/side

- (1) The fast switching speed of the DMD micromirrors combined with advanced DLP image processing algorithms enables each micromirror to display 4 distinct pixels on the screen during every frame, resulting in a full 1920 × 1080 pixel image being displayed.
- (2) The structure and qualities of the border around the active array include a band of partially functional micromirrors called the POM.

  These micromirrors are structurally or electrically prevented from tilting toward the bright or ON state, but require an electrical bias to tilt toward OFF.




図 5-15. Micromirror Array Physical Characteristics




図 5-16. Mirror (Pixel) Pitch



### **5.11 Micromirror Array Optical Characteristics**

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt angle		DMD landed state <sup>(1)</sup>		17		0
Micromirror tilt angle to	lerance <sup>(2) (3) (4) (5)</sup>		-1.4		1.4	0
Micromirror tilt direction	s(6) (7)	Landed ON state		180		0
Micromitror tilt direction	(-7 (· 7	Landed OFF state		270		
Micromirror crossover time <sup>(8)</sup>		Typical performance		1	3	110
Micromirror switching time <sup>(9)</sup>		Typical performance	10			μs
	Bright pixel(s) in active area (11)	Gray 10 screen (12)			0	
	Bright pixel(s) in the POM <sup>(13)</sup>	Gray 10 screen (12)			1	
Image performance <sup>(10)</sup>	Dark pixel(s) in the active area (14)	White screen			4	micromirrors
	Adjacent pixel(s) (15)	Any screen			0	
	Unstable pixel(s) in active area (16)	Any screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction. See 🗵 5-17.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror
- (10) Conditions of Acceptance: All DMD image quality returns will be evaluated using the following projected image test conditions:

Test set degamma shall be linear

Test set brightness and contrast shall be set to nominal

The diagonal size of the projected image shall be a minimum of 20 inches

The projections screen shall be 1X gain

The projected image shall be inspected from a 38-inch minimum viewing distance

The image shall be in focus during all image quality tests

- (11) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (12) Gray 10 screen definition: All areas of the screen are colored with the following settings:

Red = 10/255

Green = 10/255

Blue = 10/255

- (13) POM definition: Rectangular border of off-state mirrors surrounding the active area
- (14) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (15) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster
- (16) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.

English Data Sheet: DLPS144




図 5-17. Landed Pixel Orientation and Tilt

#### 5.12 Window Characteristics

PARAMETER <sup>(1)</sup>			NOM	MAX	UNIT
Window material designation			Corning Eagle XG		
Window refractive index	At wavelength 546.1 nm		1.5119		
Window aperture <sup>(2)</sup>				See (2)	
Illumination overfill <sup>(3)</sup>				See (3)	
Window transmittance, single-pass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI	97%			
through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI	97%			

- (1) See セクション 6.5 for more information.
- (2) See the package mechanical characteristics for details regarding the size and location of the window aperture.
- The active area of the device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

#### **5.13 Chipset Component Usage Specification**

注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The is a component of one or more DLP® chipsets. Reliable function and operation of the requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.


# **6 Detailed Description**

#### 6.1 Overview

The DLP230NP and DLP230NPSE devices are 0.23-inch diagonal spatial light modulators of aluminum micromirrors. The micromirror array size is 960 columns by 540 rows in a square micromirror arrangement. The fast switching speed of the DMD micromirrors, combined with advanced DLP image processing algorithms, enables each micromirror to display 4 distinct pixels on the screen during every frame, resulting in a full 1920 × 1080 pixel image display. The electrical interface is sub-low voltage differential signaling (SubLVDS) data.

For the DLP230NP device, the DLPA2000, DLPA2005, DLPA3000, and DLPA3005 PMIC/LED drivers support this chipset. Currently, only the DLPA3000 driver supports the DLP230NPSE DMD. To ensure reliable operation, the DLP230NP/NPSE DMD must always be used with the DLPC34x6 ZVB display controller and the DLPA2000, DLPA2005, DLPA3000, or DLPA3005 PMIC/LED driver.

# 6.2 Functional Block Diagram



A. Details are omitted for clarity.

### **6.3 Feature Description**

#### 6.3.1 Power Interface

The power management IC DLPA2000, DLPA2005, DLPA3000 , and DLPA3005 contain three regulated DC supplies for the DMD reset circuitry:  $V_{\text{BIAS}}$ ,  $V_{\text{RESET}}$  and  $V_{\text{OFFSET}}$ , as well as the two regulated DC supplies for the DLPC34x6ZVB controller.

#### 6.3.2 Low-Speed Interface

The low speed interface handles instructions that configure the DMD and control reset operation. LS\_CLK is the low-speed clock, and LS\_WDATA is the low speed data input.

#### 6.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs with a dedicated clock.

#### 6.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. 

5-13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

#### **6.4 Device Functional Modes**

The DLPC34x6 controller manages the functional modes of the DMD. For more information, download the controller data sheet or contact a TI applications engineer.

### 6.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 6.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines the DMD's capability to separate the ON optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and active area could occur.

#### 6.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



#### 6.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

### **6.6 Micromirror Array Temperature Calculation**




図 6-1. DMD Thermal Test Points



Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in  $\boxtimes$  6-1) is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$

#### where

- T<sub>ARRAY</sub> = Computed array temperature (°C)
- T<sub>CERAMIC</sub> = Measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = Thermal resistance of package specified in セクション 5.5 from array to ceramic TP1 (°C/Watt)
- Q<sub>ARRAY</sub> = Total DMD power on the array (W) (electrical + absorbed)
- Q<sub>ELECTRICAL</sub> = Nominal electrical power (W)
- Q<sub>INCIDENT</sub> = Incident illumination optical power (W)
- Q<sub>ILLUMINATION</sub> = (DMD average thermal absorptivity × Q<sub>INCIDENT</sub>) (W)
- DMD average thermal absorptivity = 0.4

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.17 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

```
\begin{aligned} &Q_{\text{INCIDENT}} = 2.9 \text{W (measured)} \\ &T_{\text{CERAMIC}} = 55.0^{\circ} \text{C (measured)} \\ &Q_{\text{ELECTRICAL}} = 0.17 \text{W} \\ &Q_{\text{ARRAY}} = 0.17 \text{W} + (0.40 \times 2.9 \text{ W}) = 1.33 \text{W} \\ &T_{\text{ARRAY}} = 55.0^{\circ} \text{C} + (1.33 \text{ W} \times 9.0^{\circ} \text{C/W}) = 67.0^{\circ} \text{C} \end{aligned}
```

#### **6.7 Micromirror Power Density Calculation**

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

- ILL<sub>UV</sub> = [OP<sub>UV-RATIO</sub> × Q<sub>INCIDENT</sub>] × 1000 ÷ A<sub>ILL</sub> (mW/cm<sup>2</sup>)
- ILL<sub>VIS</sub> =  $[OP_{VIS-RATIO} \times Q_{INCIDENT}] \div A_{ILL} (W/cm^2)$
- ILL<sub>IR</sub> = [OP<sub>IR-RATIO</sub> × Q<sub>INCIDENT</sub>] × 1000 ÷ A<sub>ILL</sub> (mW/cm<sup>2</sup>)
- ILL<sub>BLU</sub> = [OP<sub>BLU-RATIO</sub> × Q<sub>INCIDENT</sub>] ÷ A<sub>ILL</sub> (W/cm<sup>2</sup>)
- ILL<sub>BLU1</sub> = [OP<sub>BLU1-RATIO</sub> × Q<sub>INCIDENT</sub>] ÷ A<sub>ILL</sub> (W/cm<sup>2</sup>)

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23

•  $A_{ILL} = A_{ARRAY} \div (1 - OV_{ILL}) (cm^2)$ 

#### where:

- ILL<sub>UV</sub> = UV illumination power density on the DMD (mW/cm<sup>2</sup>)
- ILL<sub>VIS</sub> = VIS illumination power density on the DMD (W/cm<sup>2</sup>)
- ILL<sub>IR</sub> = IR illumination power density on the DMD (mW/cm<sup>2</sup>)
- ILL<sub>BLU</sub> = BLU illumination power density on the DMD (W/cm<sup>2</sup>)
- ILL<sub>BI U1</sub> = BLU1 illumination power density on the DMD (W/cm<sup>2</sup>)
- A<sub>ILL</sub> = illumination area on the DMD (cm<sup>2</sup>)
- Q<sub>INCIDENT</sub> = total incident optical power on DMD (W) (measured)
- A<sub>ARRAY</sub> = area of the array (cm<sup>2</sup>) (data sheet)
- OV<sub>II.1</sub> = percent of total illumination on the DMD outside the array (%) (optical model)
- OP<sub>UV-RATIO</sub> = ratio of the optical power for wavelengths <410nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>VIS-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤800nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>IR-RATIO</sub> = ratio of the optical power for wavelengths >800nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>BLU-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤475nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>BLU1-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤445nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array  $(OV_{ILL})$  and the percent of the total illumination that is on the active array. From these values the illumination area  $(A_{ILL})$  is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

#### Sample calculation:

Q<sub>INCIDENT</sub> = 2.90W (measured)

 $A_{ARRAY} = (0.5184 \times 0.2916) = 0.1512 \text{cm}^2 \text{ (data sheet)}$ 

OV<sub>ILL</sub> = 16.3% (optical model)

OP<sub>UV-RATIO</sub> = 0.00021 (spectral measurement)

OP<sub>VIS-RATIO</sub> = 0.99977 (spectral measurement)

OP<sub>IR-RATIO</sub> = 0.00002 (spectral measurement)

OP<sub>BLU-RATIO</sub> = 0.28100 (spectral measurement)

OP<sub>BLU1-RATIO</sub> = 0.03200 (spectral measurement)



$$\begin{split} & A_{ILL} = 0.1512 \div (1-0.163) = 0.1806 cm^2 \\ & ILL_{UV} = [0.00021 \times 2.90 W] \times 1000 \div 0.1806 cm^2 = 3.372 mW/cm^2 \\ & ILL_{VIS} = [0.99977 \times 2.90 W] \div 0.1806 cm^2 = 16.05 W/cm^2 \\ & ILL_{IR} = [0.00002 \times 2.90 W] \times 1000 \div 0.1806 cm^2 = 0.321 mW/cm^2 \\ & ILL_{BLU} = [0.28100 \times 2.90 W] \div 0.1806 cm^2 = 4.51 W/cm^2 \\ & ILL_{BLU1} = [0.03200 \times 2.90 W] \div 0.1806 cm^2 = 0.51 W/cm^2 \end{split}$$

### 6.8 Micromirror Landed-On/Landed-Off Duty Cycle

### 6.8.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 75/25 indicates that the referenced pixel is in the ON state 75% of the time and in the OFF state 25% of the time, whereas 25/75 would indicate that the pixel is in the ON state 25% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing the landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) nominally add to 100.

#### 6.8.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

English Data Sheet: DLPS144

#### 6.8.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the DMD's usable life. This is quantified in the derating curve shown in 🗵 5-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

This curve specifies the maximum operating DMD temperature that the DMD should be operated at for a given long-term average landed duty cycle.

### 6.8.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the nominal landed duty cycle of a given pixel is determined by the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure white on a given pixel for a given time period, that pixel will experience very close to a 100/0 landed duty cycle during that time period. Likewise, when displaying pure black, the pixel will experience very close to a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the grayscale value, as shown in 表 6-1.

表 6-1. Grayscale Value and Landed Duty Cycle

Grayscale Value	Nominal Landed Duty Cycle
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color scale value (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed to achieve the desired white point.

During a given period of time, the nominal landed duty cycle of a given pixel can be calculated as follows:

where

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_% represent the percentage of the frame time that red, green, and blue are displayed (respectively) to achieve the desired white point.



For example, assuming that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the nominal landed duty cycle for various combinations of red, green, blue color intensities would be as shown in  $\frac{1}{2}$  6-2.

表 6-2. Example Landed Duty Cycle for Full-Color Pixels

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

Red Scale Value	Green Scale Value	Blue Scale Value	Nominal Landed Duty Cycle
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLP controller DLPC3434ZVB, the three functions which influence the actual landed duty cycle are gamma, IntelliBright™, and bitplane sequencing rules.

Gamma is a power function of the form  $Output\_Level = A \times Input\_Level^{Gamma}$ , where A is a scaling factor that is typically set to 1.

In the DLPC3434ZVB controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in  $\boxtimes$  6-2.




図 6-2. Example of Gamma = 2.2

Product Folder Links: DLP230NP

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



For example, from 🗵 6-2, if the grayscale value of a given input pixel is 40% (before gamma is applied), then the grayscale value is 13% after gamma is applied. This reduction indicates that gamma has a direct impact on the displayed gray scale level of a pixel, and it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithm for content-adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the grayscale level of each pixel.

But while the amount of gamma applied to every pixel of every frame is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply different amounts of either boost or compression to every pixel of every frame.

Product Folder Links: DLP230NP

Give consideration to any image processing which occurs before the DLPC34x6 controller.

Copyright © 2024 Texas Instruments Incorporated



# 7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

The DMDs are spatial light modulators that reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC34x6 controller. The new high-tilt pixel in the side-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness-constrained applications. Applications of interest include projection technology embedded in display devices such as ultra low-power battery operated mobile accessory projectors, phones, tablets, ultra mobile low end smart TVs, and virtual assistants.

The PMIC/LED driver strictly controls the DMD power-up and power-down sequencing. Refer to セクション 9 for power-up and power-down specifications. To ensure reliable operation, the DMD must always be used with the DLPC34x6 display controller and either the DLPA2000, DLPA2005, DLPA3000 , and DLPA3005PMIC/LED driver.

29

Product Folder Links: DLP230NP

### 7.2 Typical Application

A common application when using a DLP230NP/NPSE DMD and a DLPC34x6 is for creating a Pico projector that can be used as an accessory to a smartphone, tablet, or laptop. The DLPC34x6 controller in the Pico projector receives images from a multimedia front end within the product as shown in  $\boxtimes$  7-1.




図 7-1. Typical Application Diagram

#### 7.2.1 Design Requirements

A Pico projector is created by using a DLP chipset with a DLP230NP/NPSE (.23 1080p) digital micromirror device (DMD), a DLPC34x6 controller, a XC7Z020-1CLG484|4493 FPGA or XC7S50-2CSGA324C4493 FPGA, and a DLPAxxxx PMIC/LED driver. The DLPC34x6 controller performs the digital image processing, the DLPA2000/2005/3000/3005 provides the needed analog functions for the projector, and the DLP230NP/NPSE DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips are needed. At a minimum, a flash part is needed to store the DLPC34x6 controller software.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the Pico projector.

Power to the entire Pico projector can be controlled with a single signal called PROJ\_ON. When PROJ\_ON is high, the projector turns on and begins displaying images. When PROJ\_ON is set low, the projector turns off and draws microamps of current on SYSPWR. When PROJ\_ON is set low, the 1.8V supply can remain at 1.8V and used by other non-projector sections of the product. If PROJ\_ON is low, the PMIC/LED driver does not draw current on the 1.8V supply.

#### 7.2.2 Detailed Design Procedure

For connecting the DLPC34x6 controller, the DLPAxxxx PMIC/LED driver, and the (.23 1080p) DMD see the reference design schematic. The reference design describes an application on which a very small circuit board

Copyright © 2024 Texas Instruments Incorporated



can be used. An example small board layout is included in the reference design database. Layout guidelines should be followed to achieve a reliable projector.

An optical OEM that specializes in designing optics for DLP projectors typically supplies the optical engine including mounted LED packages and mounted DMD.

### 7.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in  $\boxtimes$  7-2. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




図 7-2. Luminance vs LED Current

31

Product Folder Links: DLP230NP



### 8 Layout

### 8.1 Layout Guidelines

The DMD connects to a PCB or a flex circuit using an interposer. For additional layout guidelines regarding length matching, and impedance, see the DLPC34x6 controller data sheet. For a detailed layout example refer to the layout design files. Some layout guidelines for routing to the DMD are:

- Match lengths for the LS\_WDATA and LS\_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer to 

   8-1.
- Minimum of two 100nF (25V) capacitors—one close to V<sub>BIAS</sub> pin. Capacitors C4 and C8 in ⊠ 8-1.
- Minimum of two 100nF (25V) capacitors—one close to each V<sub>RST</sub> pin. Capacitors C3 and C7 in 

  8-1.
- Minimum of two 220nF (25V) capacitors—one close to each V<sub>OFS</sub> pin. Capacitors C5 and C6 in ⊠ 8-1.
- Minimum of four 100nF (6.3V) capacitors—two close to each side of the DMD. Capacitors C1, C2, C9 and C10 in ⋈ 8-1.

#### 8.2 Layout Example




図 8-1. Power Supply Connections

### 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:  $V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$ . All  $V_{SS}$  connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005/3000 devices.

#### 注意

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

 $V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$  power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the specified requirements results in a significant reduction in the DMD reliability and lifetime. Refer to  $\boxtimes$  9-2.  $V_{SS}$  must also be connected.

### 9.1 Power Supply Power-Up Procedure

- During power-up, V<sub>DD</sub> and V<sub>DDI</sub> must always start and settle before V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in セクション 5.4. Refer to 図 9-2 for power-up delay requirements.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after V<sub>DD</sub> and V<sub>DDI</sub> have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>OFFSET</sub> and V<sub>BIAS</sub>. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in ⋈ 9-1.


### 9.2 Power Supply Power-Down Procedure

- The power-down sequence is the reverse order of the previous power-up sequence. V<sub>DD</sub> and V<sub>DDI</sub> must be supplied until after V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub> are discharged to within 4V of ground.
- During power-down, it is not mandatory to stop driving V<sub>BIAS</sub> prior to V<sub>OFFSET</sub>, but it is a strict requirement that the delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in セクション 5.4 (Refer to Note 2 for 図 9-1).
- During power-down, the DMD's LPSDR input pins must be less than V<sub>DDI</sub>, the specified limit shown in セクション 5.4.
- During power-down, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>OFFSET</sub> and V<sub>BIAS</sub>.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in 

  9-1.



### 9.3 Power Supply Sequencing Requirements




- A. Refer to 表 9-1 and 図 9-2 for critical power-up sequence delay requirements.
- B. To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than specified in セクション 5.4. OEMs may find that the most reliable way to ensure this is to power V<sub>OFFSET</sub> prior to V<sub>BIAS</sub> during power-up and to remove V<sub>BIAS</sub> prior to V<sub>OFFSET</sub> during power-down. Refer to 表 9-1 and 図 9-2 for power-up delay requirements.
- C. To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>RESET</sub>| must be less than the specified limit shown in セクション 5.4.
- D. When system power is interrupted, the DLPA2000/2005/3000/3005 initiates hardware power-down that disables V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub> after the micromirror park sequence.
- E. Drawing is not to scale and details are omitted for clarity.

### 図 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)



表 9-1. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t <sub>DELAY</sub>	Delay requirement from V <sub>OFFSET</sub> power up to V <sub>BIAS</sub> power up	2		ms
V <sub>OFFSET</sub>	Supply voltage level at beginning of power-up sequence delay (see ⊠ 9-2)		6	V
V <sub>BIAS</sub>	Supply voltage level at end of power-up sequence delay (see ☒ 9-2)		6	V



Refer to  ${\rm \not{z}}$  9-1 for  $V_{OFFSET}$  and  $V_{BIAS}$  supply voltage levels during power-up sequence delay.

図 9-2. Power-Up Sequence Delay Requirement

35

Product Folder Links: DLP230NP

# 10 Device and Documentation Support

#### 10.1 Device Support

#### 10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 10.1.2 Device Nomenclature



図 10-1. Part Number Description

#### 10.1.3 Device Markings

The device marking includes the legible character string GHJJJJK. DLP230NPAFQP is the device marking.




図 10-2. DMD Marking

#### 10.2 Chipset Resources

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**DESIGN** and ORDERING and CHIP SET **TECHNICAL SUPPORT** and PRODUCT FOLDER **COMPONENTS QUALITY DOCUMENTATION DEVELOPMENT TRAINING** DLP230NP/NPSE Click here Click here Click here Click here Click here **DLPA2000** Click here Click here Click here Click here Click here **DLPA2005** Click here Click here Click here Click here Click here **DLPA3000** Click here Click here Click here Click here Click here **DLPA3005** Click here Click here Click here Click here Click here DLPC34x6 Click here Click here Click here Click here Click here

表 10-1. Chipset Resources

# 10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

Copyright © 2024 Texas Instruments Incorporated

#### 10.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 10.5 Trademarks

IntelliBright<sup>™</sup> is a trademark of Texas Instruments.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of TI.

すべての商標は、それぞれの所有者に帰属します。

### 10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (June 2023) to Revision G (October 2024)	Page
Updated simplified image diagram	30
Added new supported FPGA information	30
Changes from Revision E (April 2023) to Revision F (June 2023)	Page
Changes from Revision E (April 2023) to Revision F (June 2023)  ・ 「概要」を更新	<u> </u>
	1 7

English Data Sheet: DLPS144



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DLP230NP

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)		Ball material Peak reflow		(6)
						(4)	(5)		
DLP230NPAFQP	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP230NPAFQP.A	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP230NPAFQP.B	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP230NPSEFQP	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP230NPSEFQP.A	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP230NPSEFQP.B	Active	Production	CLGA (FQP)   54	140   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 8-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025


#### **TRAY**





Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP230NPAFQP	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2
DLP230NPAFQP.A	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2
DLP230NPAFQP.B	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2
DLP230NPSEFQP	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2
DLP230NPSEFQP.A	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2
DLP230NPSEFQP.B	FQP	CLGA	54	140	10 x 14	150	315	135.9	12190	21.9	15.15	16.2







### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月