

# DS160PR410 クワッド・チャネル PCI Express Gen-4 リニア・リドライバ

## 1 特長

- PCIe Gen-1/2/3/4、最高 16Gbps のインターフェイスをサポートするクワッド・チャネル・リニア・イコライザ
- 最高 45dB の PCIe チャネルを処理するイコライゼーション
- 8GHz で最高 18dB の CTLE 昇圧で、チャネルの到達距離を拡大
- PCIe 用途での自動レシーバ検出
- プロトコルに依存しないリニア・リドライバにより、PCIe リンク・トレーニングをシームレスにサポート
- UPI (Ultra Path Interconnect) を含む最高 25Gbps のデータ・レートをサポート
- 非常に短いレイテンシ：100ps
- 小さい付加ランダム・ジッタ：160fs
- 3.3V 単電源
- 130mW/チャネルの低いアクティブ時消費電力により、ヒートシンクなしで動作可能
- ピンストラップ、SMBus、EEPROM によるプログラミング
- 1 つまたは複数の DS160PR410 を使用して x2、x4、x8、x16 PCIe バス幅をサポート
- 工業用温度範囲：-40°C~85°C
- 4mm x 6mm、40 ピンの WQFN パッケージ

## 2 アプリケーション

- ラック・サーバー
- 高性能コンピューティング
- マイクロサーバー / タワー・サーバー
- ネットワーク接続ストレージ、ストレージ接続ネットワーク
- ハードウェア・アクセラレータ
- ホスト・バス・アダプタ、ネットワーク・インターフェイス・カード
- デスクトップ PC / マザーボード

## 3 概要

DS160PR410 デバイスは、PCIe Gen-1、2、3、4 をサポートするように設計された低消費電力高性能リニア・リピータ/リドライバです。レシーバの連続時間リニア・イコライザ (CTLE) はプログラム可能な高周波数の昇圧機能を備え、リニア出力ドライバに接続されています。CTLE レシーバは、相互接続媒体 (例: PC 基板の配線、2 芯同軸ケーブル) に起因するシンボル間干渉 (ISI) によって完全に閉じた入力アイでも、開くことができます。プログラム可能なイコライゼーションにより、相互接続チャンネル内の物理的配置の柔軟性を最大限に高め、総合的なチャンネル性能を向上させることができます。

DS160PR410 は送信プリセット信号特性を保持しているため、ホスト・コントローラとエンド・ポイントは送信イコライザ係数をネゴシエーションできます。このリンク・トレーニング・プロトコルの透過性により、システム・レベルの相互運用性を向上させ、レイテンシを最小限に抑えることができます。


プログラム可能な設定は、ソフトウェア (SMBus または I2C)、外部 EEPROM からの直接読み込み、またはピン制御を使用して簡単に適用できます。EEPROM モードでは、構成情報は電源オン時に自動的に読み込まれるため、外部のマイクロプロセッサもソフトウェア・ドライバも不要です。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
DS160PR410	WQFN (40)	4.00mm x 6.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### 代表的なアプリケーション



## 目次


1	特長	1	7.4	Device Functional Modes	12
2	アプリケーション	1	7.5	Programming	12
3	概要	1	<b>8</b>	<b>Application and Implementation</b>	<b>15</b>
4	改訂履歴	2	8.1	Application Information	15
5	<b>Pin Configuration and Functions</b>	<b>3</b>	8.2	Typical Applications	15
6	<b>Specifications</b>	<b>5</b>	<b>9</b>	<b>Power Supply Recommendations</b>	<b>22</b>
6.1	Absolute Maximum Ratings	5	<b>10</b>	<b>Layout</b>	<b>22</b>
6.2	ESD Ratings	5	10.1	Layout Guidelines	22
6.3	Recommended Operating Conditions	5	10.2	Layout Example	23
6.4	Thermal Information	6	<b>11</b>	<b>デバイスおよびドキュメントのサポート</b>	<b>24</b>
6.5	DC Electrical Characteristics	6	11.1	ドキュメントのサポート	24
6.6	High Speed Electrical Characteristics	7	11.2	ドキュメントの更新通知を受け取る方法	24
6.7	SMBUS/I2C Timing Characteristics	8	11.3	コミュニティ・リソース	24
<b>7</b>	<b>Detailed Description</b>	<b>10</b>	11.4	商標	24
7.1	Overview	10	11.5	静電気放電に関する注意事項	24
7.2	Functional Block Diagram	10	11.6	Glossary	24
7.3	Feature Description	10	<b>12</b>	<b>メカニカル、パッケージ、および注文情報</b>	<b>24</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2019年8月	*	初版

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
ALL_DONE_N	8	O, 3.3-V open drain	Indicates the completion of a valid EEPROM register load operation when in SMBus/I2C Master Mode (EN_SMB = L1): High: External EEPROM load failed or incomplete Low: External EEPROM load successful and complete When in SMBus/I2C slave mode (EN_SMB = L3), this output will be High-Z until READ_EN_N is driven low, at which point ALL_DONE_N will be driven low. External pullup required for operation. TI recommends a 4.7k value.
EN_SMB	2	I, 4-level	Four-level control input used to select SMBus / I2C or Pin control. The four defined levels are: L0: Pin mode L1: I2C or SMBus Master Mode L2: RESERVED L3: I2C or SMBus Slave Mode
EQ0_ADDR0	7	I, 4-level	The 4-Level Control Input pins of DS160PR410 is defined according to <a href="#">表 3</a> . If EN_SMB = L1 or L3, the pins are used to set the I2C or SMBus address of the device. The pin state is read on power up and decoded according to <a href="#">表 4</a> . If EN_SMB = L0, the pins are decoded at power up to control the CTLE boost setting according to <a href="#">表 1</a> .
EQ1_ADDR1	6	I, 4-level	
GAIN	5	I, 4-level	Sets DC gain of CTLE at power up. L0: Reserved L1: Reserved L2: 0 dB L3: 3.5 dB
GND	EP	P	EP is the Exposed Pad at the bottom of the WQFN package. It is used as the GND return for the device. The EP should be connected to ground plane(s) through low resistance path. A via array provides a low impedance path to GND, and also improves thermal dissipation.
NC	1, 14, 15, 27, 28	—	No connect

ADVANCE INFORMATION

**Pin Functions (continued)**

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
PWDN1	21	I, 3.3-V LVCMOS	Two-level logic controlling the operating state of the redriver. High: Power down for channels 0 and 1 Low: Power up, normal operation for channels 0 and 1.
PWDN2	25	I, 3.3-V LVCMOS	Two-level logic controlling the operating state of the redriver. High: Power down for channels 2 and 3 Low: Power up, normal operation for channels 2 and 3.
READ_EN_N	22	I, 3.3-V LVCMOS	SMBus / I2C Master Mode (with EN_SMB = L1): When asserted low, initiates the SMBus / I2C master mode EEPROM read function. When the EEPROM read is complete (indicated by assertion of ALL_DONE_N low), this pin can be held low for normal device operation. SMBus / I2C Slave Mode (with EN_SMB = L3): When asserted low, this causes the device to be held in reset (I2C state machine reset and register reset). This pin should be pulled high to 3.3 V with a external 4.7-kΩ pullup for normal operation in SMBus / I2C Slave Mode or in pin control mode.
RSVD	24	—	Reserved use for TI. The pin must be left floating (NC).
RX_DET	26	I, 4-level	The RX_DET pin controls the receiver detect function. Depending on the input level, a 50-Ω or >50-kΩ termination to the power rail is enabled. See 表 2 for details.
RX0N	30	I	Inverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 0.
RX0P	29	I	Noninverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 0.
RX1N	33	I	Inverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 1.
RX1P	32	I	Noninverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 1.
RX2N	37	I	Inverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 2.
RX2P	36	I	Noninverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 2.
RX3N	40	I	Inverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 3.
RX3P	39	I	Noninverting differential inputs to the equalizer. An on-chip, 100-Ω termination resistor connects RXP to RXN. Channel 3.
SCL	3	I/O, 3.3-V LVCMOS, open drain	SMBus / I2C clock input / open-drain output. External 1-kΩ to 5-kΩ pullup resistor is required as per SMBus / I2C interface standard. This pin is 3.3-V tolerant.
SDA	4	I/O, 3.3-V LVCMOS, open drain	SMBus / I2C data input / open-drain clock output. External 1-kΩ to 5-kΩ pullup resistor is required as per SMBus interface standard. This pin is 3.3-V tolerant.
TX0N	19	O	Inverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.
TX0P	20	O	Noninverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.
TX1N	16	O	Inverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.
TX1P	17	O	Noninverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.
TX2N	12	O	Inverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.
TX2P	13	O	Noninverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.
TX3N	9	O	Inverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.
TX3P	10	O	Noninverting 50-Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.
VDD	31, 34, 35, 38	P	Power supply pins. $V_{DD} = 3.3\text{ V} \pm 10\%$ . The VDD pins on this device should be connected through a low-resistance path to the board VDD plane.

**Pin Functions (continued)**

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
VOD	23	I, 4-level	Sets TX VOD setting at power up. L0: –6 dB L1: –3.5 dB L2: 0 dB L3: –1.6 dB
VREG	11, 18	P	Internal voltage regulator output. Must add decoupling caps of 0.1 $\mu$ F near each pins. The regulator is only for internal use. Do not use to power any external components.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
VDD <sub>ABSMAX</sub>	Supply Voltage (VDD)	–0.5	4.0	V
VIO <sub>CMOS,ABSMAX</sub>	3.3 V LVCMOS and Open Drain I/O voltage	–0.5	4.0	V
VIO <sub>4LVL,ABSMAX</sub>	4-level Input I/O voltage	–0.5	2.75	V
VIO <sub>HS,ABSMAX</sub>	High-speed I/O voltage (RXnP, RXnN, TXnP, TXnN)	–0.5	2.75	V
T <sub>J,ABSMAX</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as  $\pm 2$  kV may actually have higher performance.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD	Supply voltage, VDD to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
N <sub>VDD</sub>	Supply noise tolerance	Supply noise, DC to <50 Hz, sinusoidal <sup>1</sup>			250	mVpp
		Supply noise, 50 Hz to 10 MHz, sinusoidal <sup>1</sup>			20	mVpp
		Supply noise, >10 MHz, sinusoidal <sup>1</sup>			10	mVpp
T <sub>RampVDD</sub>	VDD supply ramp time	From 0 V to 3.0 V	0.150		100	ms
T <sub>J</sub>	Operating junction temperature		–40		125	C
T <sub>A</sub>	Operating ambient temperature		–40		85	C
PW <sub>LVC MOS</sub>	Minimum pulse width required for the device to detect a valid signal on LVC MOS inputs	PWDN1/2, READ_EN_N	100			$\mu$ S
VDD <sub>SMBUS</sub>	SMBus SDA and SCL Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F <sub>SMBus</sub>	SMBus clock (SCL) frequency in SMBus slave mode		10		400	kHz

## Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VID <sub>LAUNCH</sub>	Source differential launch amplitude	800		1200	mVpp
DR	Data rate	1		25	Gbps

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DS160PR410	UNIT
		RNQ, 40 Pins	
R <sub>θJA</sub> -High K	Junction-to-ambient thermal resistance	31.1	°C/W
R <sub>θJC</sub> (top)	Junction-to-case (top) thermal resistance	21.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.1	°C/W
R <sub>θJC</sub> (bot)	Junction-to-case (bottom) thermal resistance	4.1	°C/W

 (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics application report](#).

## 6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power</b>						
I <sub>ACTIVE</sub>	Device current consumption when all four channels are active	All four channels enabled with VOD = L2		150	200	mA
I <sub>ACTIVE-HALF</sub>	Device current consumption when two channels are active	Two channels enabled with VOD = L2, PWDN1 or PWDN2=L		85	110	mA
I <sub>STBY</sub>	Device current consumption in standby power mode	All four channels disabled (PWDN1,2 = H)		26	33	mA
V <sub>REG</sub>	Internal regulator output			2.5		V
<b>Control IO</b>						
V <sub>IH</sub>	High level input voltage	SDA, SCL, PWDN1, PWDN2, READ_EN_N pins	2.1			V
V <sub>IL</sub>	Low level input voltage	SDA, SCL, PWDN1, PWDN2, READ_EN_N pins			1.08	V
V <sub>OH</sub>	High level output voltage	R <sub>pull-up</sub> = 100K (SDA, SCL, ALL_DONE_N pins)	2			V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = -4 mA (SDA, SCL, ALL_DONE_N pins)			0.4	V
I <sub>IH</sub>	Input high leakage current	V <sub>input</sub> = VDD, (SCL, SDA, PWDN1, PWDN2, READ_EN_N pins)			10	μA
I <sub>IL</sub>	Input low leakage current	V <sub>input</sub> = 0 V, (SCL, SDA, PWDN1, PWDN2, READ_EN_N pins)	-10			μA
C <sub>IN-CTRL</sub>	Input capacitance			1.5		pF
<b>4 Level IOs (EQ0_ADDR0, EQ1_ADDR1, EN_SMB, RX_DET, VOD, GAIN pins)</b>						
I <sub>IH_4L</sub>	Input high leakage current, 4 level IOs	VIN=2.5V			10	μA
I <sub>IL_4L</sub>	Input low leakage current, , 4 level IOs	VIN=GND	-150			μA
<b>Receiver</b>						
Z <sub>RX-DC</sub>	Rx DC Single-Ended Impedance			50		Ω
Z <sub>RX-DIFF-DC</sub>	Rx DC Differential Impedance			100		Ω
<b>Transmitter</b>						
Z <sub>TX-DIFF-DC</sub>	DC Differential Tx Impedance	Impedance of Tx during active signaling, VID,diff=1Vpp		100		Ω

## DC Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{TX-SHORT}$	Tx Short Circuit Current	Total current the Tx can supply when shorted to GND			90	mA

## 6.6 High Speed Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Receiver</b>						
$X_{TRX}$	Receive-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent receiver pairs from 10 MHz to 8 GHz.		-45		dB
<b>Transmitter</b>						
$V_{TX-AC-CM-PP}$	Tx AC Peak-to-Peak Common Mode Voltage	Measured with lowest EQ, VOD = L2; PRBS-7, 16 Gbps, over at least $10^6$ bits using a bandpass-Pass Filter from 30KHz-500Mhz			50	mVpp
$V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$	Absolute Delta of DC Common Mode Voltage during L0 and Electrical Idle	$V_{TX-CM-DC} =  V_{OUTn+} + V_{OUTn-} /2$ , Measured by taking the absolute difference of $V_{TX-CM-DC}$ during PCIe state L0 and Electrical Idle	0		100	mV
$V_{TX-CM-DC-LINE-DELTA}$	Absolute Delta of DC Common Mode Voltage between $V_{OUTn+}$ and $V_{OUTn-}$ during L0	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during PCIe state L0	0		10	mV
$V_{TX-IDLE-DIFF-AC-p}$	AC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during Electrical Idle, Measured with a band-pass filter consisting of two first-order filters. The High-Pass and Low-Pass -3-dB bandwidths are 10 kHz and 1.25 GHz, respectively - zero at input	0		10	mV
$V_{TX-IDLE-DIFF-DC}$	DC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during Electrical Idle, Measured with a first-order Low-Pass Filter with -3-dB bandwidth of 10 kHz	0		5	mV
$V_{TX-RCV-DETECT}$	Amount of Voltage change allowed during Receiver Detection	Measured while Tx is sensing whether a low-impedance Receiver is present. No load is connected to the driver output	0		600	mV
$X_{TTX}$	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent transmitter pairs from 10 MHz to 8 GHz.		-45		dB
<b>Device Datapath</b>						
$T_{PLHD/PHLD}$	Input-to-output latency (propagation delay) through a channel	Measured by observing propagation delay during either Low-to-High or High-to-Low transition		100	130	ps
$L_{TX-SKEW}$	Lane-to-Lane Output Skew	Measured between any two lanes within a single transmitter		14	20	ps
$T_{TX-DJ-ADD}$	Added Deterministic Jitter	Difference between measurement through redriver and baseline setup with 16Gbps PRBS15 with minimum input and output channels with minimum EQ setting.		2.5	5	ps

## High Speed Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{TX-RJ-ADD}$	Additive Random Jitter	Difference between measurement through redriver and baseline setup with 16Gbps PRBS15 with minimum input and output channels with minimum EQ setting.		160	200	fs RMS
$DCGAIN_{VAR,max}$	Maximum DC gain variation	VOD=L2, GAIN=L2, min EQ setting	-1.5		1.5	dB
$ACGAIN_{VAR,max}$	Maximum EQ boost variation	VOD=L2, GAIN=L2, max EQ setting, at 8Ghz	-3.0		3.0	dB
$LINEARITY_{DC}$	Input amplitude linear range. The maximum VID for which the repeater remains linear, defined as $\leq 1$ dB compression of $V_{out}/V_{in}$ .	Measured with the highest wide-band gain setting (VOD = L2,). Measured with minimal input channel and minimum EQ using 128T pattern at 2.5 Gbps.		800		mVpp
$LINEARITY_{AC}$	Input amplitude linear range. The maximum VID for which the repeater remains linear, defined as $\leq 1$ dB compression of $V_{out}/V_{in}$ .	Measured with the highest wide-band gain setting (VOD = L2,). Measured with minimal input channel and minimum EQ using 1T pattern at 16 Gbps		750		mVpp
$JITTER_{INTRIN SIC-RJ}$	Redriver intrinsic additive Random Jitter (RMS)	Difference between measurement through redriver and baseline setup with 8Ghz clock signals, lowest EQ		160	190	fs
$JITTER_{INTRIN SIC-DJ}$	Redriver intrinsic additive Deterministic Jitter	Difference between measurement through redriver and baseline setup with 8Ghz clock signals, lowest EQ		0.4	1.2	ps
$JITTER_{INTRIN SIC-TOTAL}$	Redriver intrinsic additive Total Jitter	Difference between measurement through redriver and baseline setup with 8Ghz clock signals, lowest EQ		2.5	3.5	ps

## 6.7 SMBUS/I2C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Slave Mode</b>						
$T_{SDA-HD}$	Data hold time			0.75		ns
$T_{SDA-SU}$	Data setup time			100		ns
$T_{SDA-R}$	SDA rise time, read operation	Pull-up resistor = 1 k $\Omega$ , C <sub>b</sub> = 50pF		150		ns
$T_{SDA-F}$	SDA fall time, read operation	Pull-up resistor = 1 k $\Omega$ , C <sub>b</sub> = 50pF		4.5		ns
<b>Master Mode</b>						
$f_{SCL}$	SCL clock frequency	EN_SMB = L3 (Master Mode)	260	303	346	kHz
$T_{SCL-LOW}$	SCL low period		1.66	1.90	2.21	$\mu$ s
$T_{SCL-HIGH}$	SCL high period		1.22	1.40	1.63	$\mu$ s
$T_{HD-START}$	Hold time start operation			0.6		$\mu$ s
$T_{SU-START}$	Setup time start operation			0.6		$\mu$ s
$T_{SDA-HD}$	Data hold time			0.9		$\mu$ s
$T_{SDA-SU}$	Data setup time			0.1		$\mu$ s
$T_{SU-STOP}$	Stop condition setup time			0.6		$\mu$ s
$T_{BUF}$	Bus free time between Stop-Start			1.3		$\mu$ s
$T_{SDC-R}$	SCL rise time	Pull-up resistor = 1 k $\Omega$		300		ns
$T_{SDC-F}$	SCL fall time	Pull-up resistor = 1 k $\Omega$		300		ns
<b>EEPROM Timing</b>						



**SMBUS/I2C Timing Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{EEPROM}$	EEPROM configuration load time	Time to assert ALL_DONE_N after READ_EN_N has been asserted. Single device reading its configuration from an EEPROM with common channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.		4		ms
$T_{EEPROM}$	EEPROM configuration load time	Time to assert ALL_DONE_N after READ_EN_N has been asserted. Single device reading its configuration from an EEPROM. Non-common channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.		7		ms
$T_{POR}$	Power-on reset assertion time	Internal power-on reset (PoR) stretch between stable power supply and de-assertion of internal PoR. The SMBus address is latched on the completion of the PoR stretch, and SMBus accesses are permitted once PoR completes.		30		ms


## 7 Detailed Description

### 7.1 Overview

The DS160PR410 is a four-channel multi-rate linear repeater with integrated signal conditioning. The four channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE) and a linear output driver, which together compensate for a lossy transmission channel between the source transmitter and the final receiver. The linearity of the data path is specifically designed to preserve any transmit equalization while keeping receiver equalization effective.

The DS160PR410 can be configured three different ways: through control pins (pin mode), SMBus/I<sup>2</sup>C, or EEPROM. The device is configurable through a single SMBus or I<sup>2</sup>C port. The DS160PR410 can also act as a SMBus master to configure itself from an EEPROM. Pin-only control can also be used for most applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Linear Equalization

The DS160PR410 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion loss effects of the passive channel. 表 1 shows available equalization boost through EQ0\_ADDR0 and EQ1\_ADDR1 control pins, when in Pin Control mode (EN\_SMB=L0).

表 1. Equalization Control Settings

EQUALIZATION SETTING			TYPICAL EQ BOOST	
INDEX	EQ1_ADDR1	EQ0_ADDR0	@ 4 GHz	@ 8 GHz
0	L0	L0	-0.3	-0.8
1	L0	L1	0.4	1.3
2	L0	L2	3.3	5.7
3	L0	L3	3.8	7.1

ADVANCE INFORMATION

**Feature Description (continued)**
**表 1. Equalization Control Settings (continued)**

EQUALIZATION SETTING			TYPICAL EQ BOOST	
INDEX	EQ1_ADDR1	EQ0_ADDR0	@ 4 GHz	@ 8 GHz
4	L1	L0	4.9	8.4
5	L1	L1	5.2	9.1
6	L1	L2	5.4	9.8
7	L1	L3	6.5	10.7
8	L2	L0	6.7	11.3
9	L2	L1	7.7	12.6
10	L2	L2	8.7	13.6
11	L2	L3	9.1	14.4
12	L3	L0	9.4	15.0
13	L3	L1	10.3	15.9
14	L3	L2	10.6	16.5
15	L3	L3	11.8	17.8

The equalization of the device can also be set by writing to SMBus/I<sup>2</sup>C registers in slave or master mode. Refer to the [DS160PR410 Programming Guide](#) (SNLU255) for details.

**7.3.2 DC Gain**

The VOD or GAIN pins can be used to set the overall datapath DC (low frequency) gain of the DS160PR410 as outlined in the [Pin Configuration and Functions](#) section.

It is advised that the DC gain and equalization of the DS160PR410 are set such that the signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively.

**7.3.3 Receiver Detect State Machine**

The DS160PR410 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At power up, after a manually triggered event through PWDN1 and PWDN2 pins (in pin mode), or writing to the relevant I<sup>2</sup>C / SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX\_DET pin of DS160PR410 provides additional flexibility for system designers to appropriately set the device in desired mode according to [表 2](#).

If all four channels of DS160PR410 is used for same PCI express link, the PRWDN1 and PWDN2 pin can be shorted and driven together.

**表 2. Receiver Detect State Machine Settings**

PWDN1 and PWDN2	RXDET	COMMENTS
L	L0	PCI Express RX detection state machine is enabled. RX detection is asserted after 2x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω.
L	L1	PCI Express RX detection state machine is enabled. RX detection is asserted after 3x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω.
L	L2 (Float)	PCI Express RX detection state machine is enabled. RX detection is asserted after 1x valid detection. Pre Detect: Hi-Z, Post Detect: 50 Ω.

表 2. Receiver Detect State Machine Settings (continued)

PWDN1 and PWDN2	RXDET	COMMENTS
L	L3	PCI Express RX detection state machine is disabled. Recommended for non PCI Express interface use case where the DS160PR410 is used as buffer with equalization. Always 50 Ω.
H	X	Manual reset, input is high impedance.

## 7.4 Device Functional Modes

### 7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX\_DET=L0/L1/L2. In this mode PWDN1/PWDN2 pins are driven low in a system (for example by PCIE connector "PRSNT" signal). In this mode, the DS160PR410 redrives and equalizes PCIe RX or TX signals to provide better signal integrity.

### 7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by RX\_DET=L3. This mode is recommended for non-PCIe use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

### 7.4.3 Standby Mode

The device is in standby mode invoked by PWDN1/PWDN2=H. In this mode, the device is in standby mode conserving power.

## 7.5 Programming

### 7.5.1 Control and Configuration Interface

#### 7.5.1.1 Pin Mode

The DS160PR410 can be fully configured through GPIO/Pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings. The [Pin Configuration and Functions](#) section defines the control pins.

##### 7.5.1.1.1 Four-Level Control Inputs

The DS160PR410 has six (GAIN, VOD, EQ1\_ADDR1, EQ0\_ADDR0, EN\_SMB, and RX\_DET) 4-level inputs pins that are used to control the configuration of the device. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better.

表 3. 4-Level Control Pin Settings

LEVEL	SETTING
L0	1 kΩ to GND
L1	13 kΩ to GND
L2	F (Float)
L3	59 kΩ to GND

#### 7.5.1.2 SMBUS/I<sup>2</sup>C Register Control Interface

If EN\_SMB=L3 (SMBus / I<sup>2</sup>C control mode), the DS160PR410 is configured through a standard I<sup>2</sup>C or SMBus interface that may operate up to 400 kHz. The slave address of the DS160PR410 is determined by the pin strap settings on the EQ1\_ADDR1 and EQ0\_ADDR0 pins. The device can be configured for best signal integrity and power settings in the system using the I<sup>2</sup>C or SMBus interface. The sixteen possible slave addresses (8-bit) for the DS160PR410 are shown in [表 4](#).

**表 4. SMBUS/I2C Slave Address Settings**

EQ1_ADDR1	EQ0_ADDR0	ADDRESS (DEC)	ADDRESS (HEX)
L0	L0	48	30
L0	L1	50	32
L0	L2	52	34
L0	L3	54	36
L1	L0	56	38
L1	L1	58	3A
L1	L2	60	3C
L1	L3	62	3E
L2	L0	64	40
L2	L1	66	42
L2	L2	68	44
L2	L3	70	46
L3	L0	72	48
L3	L1	74	4A
L3	L2	76	4C
L3	L3	78	4E

The DS160PR410 can also be configured by reading from EEPROM. To enter into this mode SMB\_EN must be set to L1. Refer to the [Understanding EEPROM Programming for DS160PR410 PCI-Express Gen-4 Redriver](#) application report (SNLA320) for details.


### 7.5.1.3 SMBus/I2C Master Mode Configuration (EEPROM Self Load)

To configure the DS160PR410 for SMBus master mode, set the EN\_SMB pin to L1. If the DS160PR410 is configured for SMBus master mode, it will remain in the SMBus IDLE state until the READ\_EN\_N pin is asserted to LOW. After the READ\_EN\_N pin is driven LOW, the DS160PR410 becomes an SMBus master and attempts to self-configure by reading device settings stored in an external EEPROM (SMBus 8-bit address 0xA0). When the DS160PR410 has finished reading from the EEPROM successfully, it will drive the ALL\_DONE\_N pin LOW and then change from a SMBus master to a SMBus slave. Not all bits in the register map can be configured through an EEPROM load. Refer to the [Understanding EEPROM Programming for DS160PR410 PCI-Express Gen-4 Redriver](#) application report (SNLA320) for more information.

When designing a system for using the external EEPROM, the user must follow these specific guidelines:

- EEPROM size of 2 kb (256 × 8-bit) is recommended.
- Set EN\_SMB = L1, configure for SMBus master mode
- The external EEPROM device address byte must be 0xA0 and capable of 400-kHz operation at 3.3-V supply

Figure 1 outlines how multiple devices can be configured through single external EEPROM device. Figure 1 shows a use case with four DS160PR410, but the user can cascade and number of DS160PR410 devices in a similar way, for brevity pullup resistors (for open-drain outputs) are not shown in the block diagram. Tie the first device's READ\_EN\_N pin low to automatically initiate EEPROM read at power up. Alternately the READ\_EN\_N pin of the first device can also be controlled by a microcontroller to initiate the EEPROM read manually. Leave the final device's ALL\_DONE\_N pin floating, or connect the pin to a microcontroller input to monitor the completion of the final EEPROM read.



☒ 1. Example Daisy Chain for Multiple Device Single EEPROM Configuration

## 8 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

The DS160PR410 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

### 8.2 Typical Applications

The DS160PR410 is a PCI Express linear redriver that can also be configured as interface agnostic redriver by disabling its RX detect feature. The device can be used in wide range of interfaces including:

- PCI Express
- Ultra Path Interconnect (UPI)
- SATA
- SAS
- Display Port

Typical Applications (continued)

The DS160PR410 is a protocol agnostic 4-channel linear redriver with PCI Express receiver-detect capability. Its protocol agnostic nature allows it to be used in PCI Express x2, x4, x8, and x16 applications. Figure 2 shows how a number of DS160PR410 devices can be used to obtain signal conditioning for PCI Express buses of varying widths. Note all four channels of the DS160PR410 flow in same direction. Therefore, if the device is used for x2 configuration, careful layout consideration is needed. In x2 configuration, the two-channel grouping can be used for PCIe receiver detect. PWDN1 pin puts channels 1 and 2, and PWDN2 pin puts channels 3 and 4 into standby.






Figure 2. PCI Express x2, x4, x8, and x16 Use Cases Using DS160PR410



## Typical Applications (continued)

### 8.2.1 PCIe x4 Lane Configuration

The DS160PR410 can be used in server or motherboard applications to boost transmit and receive signals to increase the reach of the host or root complex processor to PCI Express slots/connectors. The following design recommendations can be used in any lane configuration.  shows a simplified schematic for x4 configuration.



 3. Simplified Schematic for PCIe x4 Lane Configuration

ADVANCE INFORMATION

## Typical Applications (continued)

### 8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use 85-Ω impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-end segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For Gen-3 and Gen-4, AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

### 8.2.1.2 Detailed Design Procedure

In PCIe Gen-4 and Gen-3 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 16 Gbps and 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – preshoot and deemphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint.


Note that there is no link training in PCIe Gen-1 (2.5 Gbps) or PCIe Gen-2 (5.0 Gbps) applications. The DS160PR410 is placed in between the Tx and Rx. It helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily.

For operation in Gen-4 and Gen-3 links, the DS160PR410 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCIe Gen-4 or Gen-3 link to train and optimize the equalization settings. The suggested setting for the DS160PR410 are VOD = 0 dB and DC GAIN = 3.5 dB. Adjustments to the EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The available EQ gain settings are provided in [表 1](#).

The Tx equalization presets or CTLE and DFE coefficients in the Rx can also be adjusted to further improve the eye opening.

Typical Applications (continued)

Figure 4 shows as an example for DS160PR410 Typical Connection Schematic.



ADVANCE INFORMATION

DS160PR410

Figure 4. DS160PR410 Typical Connection Schematic

Typical Applications (continued)

8.2.1.3 Application Curves

The DS160PR410 is a linear redriver that can be used to extend channel reach of a PCIe link. Normally, PCIe-compliant TX and RX are equip with signal-conditioning functions and can handle channel losses of up to 28 dB at 8 GHz. With the DS160PR410, the total channel loss between a PCIe root complex and an end point can be up to 45 dB at 8 GHz.

Figure 5 shows an electric link that models a single channel of a PCIe link and eye diagrams measured at different locations along the link. The source that models a PCIe TX sends a 16-Gbps PRBS-15 signal with P7 presets. After a transmission channel with  $-30$  dB at 8-GHz insertion loss, the eye diagram is fully closed. The DS160PR410 with its CTLE set to the maximum (18-dB boost) together with the source TX equalization compensates for the losses of the pre-channel (TL1) and opens the eye at the output of the DS160PR410.

The post-channel (TL2) losses mandate the use of PCIe RX equalization functions such as CTLE and DFE that are normally available in PCIe-compliant receivers.




Figure 5. PCIe Gen-4 Link Reach Extension Using DS160PR410

ADVANCE INFORMATION

## Typical Applications (continued)

### 8.2.2 DisplayPort Application

The DS160PR410 can be used as a 4 channel DisplayPort (DP) redriver for data rates up to 20 Gbps. To use the device in a non-PCIe application, the RX\_DET pin must be pin-strapped to VDD with 59-kΩ resistor (L3).

The DS160PR410 is a linear redriver which is agnostic to DP link training. The DP link training negotiation between a display source and sink stays effective through the DS160PR410. The redriver becomes part of the electrical channel along with passive traces, cables, and so forth, resulting into optimum source and sink parameters for best electrical link.

Figure 6 shows a simplified schematic for DisplayPort application. Auxiliary and Hot plug detect (HPD) are bypassed outside of DS160PR410. If system use case requires implementing DP power states, the device must be controlled by the I2C or the pin-strap pins.




Figure 6. Simplified Schematic for DisplayPort Application

ADVANCE INFORMATION

## 9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

1. The power supply should be designed to provide the operating conditions outlined in the [Recommended Operating Conditions](#) table in terms of DC voltage, AC noise, and start-up ramp time.
2. The DS160PR410 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1- $\mu$ F capacitor per VDD pin, one 1.0- $\mu$ F bulk capacitor per device, and one 10- $\mu$ F bulk capacitor per power bus that delivers power to one or more DS160PR410 devices. The local decoupling (0.1  $\mu$ F) capacitors must be connected as close to the VDD pins as possible and with minimal path to the DS160PR410 ground pad.


## 10 Layout

### 10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

1. Decoupling capacitors should be placed as close to the VDD pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.

## 10.2 Layout Example



\*W is a trace width. S is a gap between adjacent traces.

☒ 7. DS160PR410 Layout Example - Sub-Section of a PCIe Riser Card With CEM Connectors

ADVANCE INFORMATION

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『[DS160PR410 Programming Guide](#)』(SNLU255) (英語)
- テキサス・インスツルメンツ、『[Understanding EEPROM Programming for DS160PR410 PCI-Express Gen-4 Redriver](#)』(SNLA320) (英語)

#### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

#### 11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS160PR410RNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX410	<a href="#">Samples</a>
DS160PR410RNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX410	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS160PR410RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
DS160PR410RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS160PR410RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
DS160PR410RNQT	WQFN	RNQ	40	250	210.0	185.0	35.0


# RNQ0040A



## PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222125/B 01/2016

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


**RNQ0040A**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4222125/B 01/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RNQ0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated