

## INA122 単一電源、マイクロパワーの計測アンプ

### 1 特長

- 低い静止電流: 60μA
- 広い電源電圧範囲: 2.2V~36V
- レールツーレールの出力スイング
- 低いオフセット電圧: 最大 250μV
- 小さいオフセットドリフト: 3μV/°C (最大値)
- 低ノイズ: 60nV/√Hz
- 低い入力バイアス電流: 最大 25nA
- パッケージ
  - 4.9mm × 6mm SOIC
  - 9.81mm × 9.43mm PDIP

### 2 アプリケーション

- ポータブル エレクトロニクス
- フィールドトランスミッタとセンサ
- 圧力トランスミッタ
- 点滴用ポンプ
- 心電図 (ECG)

### 3 概要

INA122 は、高精度、低ノイズの差動信号アキュイジション用の高精度計測アンプです。2 オペアンプの設計なので、非常に低い静止電流 (60μA) で優れた性能を発揮し、ポータブル計測機器およびデータアキュイジションシステム用に設計されています。INA122 は、2.2V~36V のシングル単一またはデュアル電源で動作します。


単一の外付け抵抗により、5V/V~10000V/V の範囲でゲインを設定できます。レーザー トリミングにより、非常に低いオフセット電圧 (最高 250μV)、低いオフセット電圧ドリフト (最大 3μV/°C、最大値)、優れた同相信号除去が得られます。

パッケージ オプションとして、8 ピンのプラスチック DIP および SOIC 表面実装パッケージを用意しています。どちらのパッケージも、-40°C~+85°C の温度範囲で動作が規定されています。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
INA122	P (PDIP, 8)	9.81mm × 9.43mm
	D (SOIC, 8)	4.9mm × 6mm

- (1) 供給されているすべてのパッケージについては、[セクション 10](#) を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。



$$G = 5 + \frac{200\text{k}\Omega}{R_G} \quad V_{\text{OUT}} = (V_{\text{+IN}} - V_{\text{-IN}}) \times G$$


#### INA122 の基本的な接続



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>14</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.1 Application Information.....	14
<b>3 概要</b> .....	<b>1</b>	7.2 Typical Application.....	16
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	19
<b>5 Specifications</b> .....	<b>4</b>	7.4 Layout.....	19
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>21</b>
5.2 Recommended Operating Conditions.....	4	8.1 Device Support.....	21
5.3 Thermal Information.....	4	8.2 ドキュメントの更新通知を受け取る方法.....	21
5.4 Electrical Characteristics.....	5	8.3 サポート・リソース.....	21
5.5 Typical Characteristics.....	7	8.4 Trademarks.....	21
<b>6 Detailed Description</b> .....	<b>10</b>	8.5 静電気放電に関する注意事項.....	22
6.1 Overview.....	10	8.6 用語集.....	22
6.2 Functional Block Diagram.....	10	<b>9 Revision History</b> .....	<b>22</b>
6.3 Feature Description.....	11	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
6.4 Device Functional Modes.....	13		

## 4 Pin Configuration and Functions



☒ 4-1. P or D Package, 8-Pin PDIP or SOIC (Top View)

PIN		TYPE	DESCRIPTION
NAME	NO.		
-IN	2	Input	Negative (inverting) input
+IN	3	Input	Positive (noninverting) input
OUT	6	Output	Output
REF	5	Input	Reference input. This pin must be driven by a low-impedance source.
RG	1, 8	—	Gain setting pin. Place a gain resistor between pin 1 and pin 8.
-VS	4	—	Negative (lowest) power supply
+VS	7	—	Positive (highest) power supply

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage	Dual supply, V <sub>S</sub> = (V+) – (V–)		±18	V
		Single supply, V <sub>S</sub> = (V+) – 0 V		36	
	Signal input voltage		(V–)–0.3	(V+)+0.3	V
	Signal input current			5	mA
	Output short-circuit <sup>(2)</sup>		Continuous		
T <sub>A</sub>	Operating temperature		–40	125	°C
T <sub>stg</sub>	Storage temperature		–55	125	°C
	Lead temperature (soldering, 10 s)			300	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to V<sub>S</sub> / 2.

### 5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage	V <sub>S</sub> = (V+) – (V–)	2.2		36	V
Specified temperature		–40		85	°C

### 5.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA122	UNIT
		D (SOIC)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	129.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	69.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	76.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	16.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	75.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.4 Electrical Characteristics

 at  $T_A = 25^\circ\text{C}$ ,  $V_S = +5\text{V}$ ,  $R_L = 20\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{REF} = 0\text{V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
$V_{OS}$	Offset voltage (RTI)		INA122P, U	$\pm 100$	$\pm 250$	$\mu\text{V}$
			INA122PA, UA	$\pm 150$	$\pm 500$	
	Offset voltage drift (RTI)	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	INA122P, U	$\pm 1$	$\pm 3$	$\mu\text{V}/^\circ\text{C}$
			INA122PA, UA	$\pm 1$	$\pm 5$	
PSRR	Power-supply rejection ratio (RTI)	$V_S = 2.2\text{V}$ to $36\text{V}$	INA122P, U	10	30	$\mu\text{V}/\text{V}$
			INA122PA, UA	10	100	
$V_{CM}$	Operating input range <sup>(1)</sup>		0		3.4	V
CMRR	Common-mode rejection ratio (RTI)	$V_{CM} = 0\text{V}$ to $3.4\text{V}$	INA122P, U	83	96	dB
			INA122PA, UA	76	96	
	Differential impedance			$100 \parallel 3$		$\text{G}\Omega \parallel \text{pF}$
	Common-mode impedance			$100 \parallel 3$		
<b>BIAS CURRENT</b>						
$I_B$	Input bias current	$V_{CM} = V_S / 2$	INA122P, U	-10	-25	nA
			INA122PA, UA	-10	-50	nA
$I_{OS}$	Input offset current	$V_{CM} = V_S / 2$	INA122P, U	$\pm 1$	$\pm 2$	nA
			INA122PA, UA	$\pm 1$	$\pm 5$	
	Input offset current drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	INA122P, U	$\pm 40$		$\text{pA}/^\circ\text{C}$
			INA122PA, UA	$\pm 40$		
<b>NOISE VOLTAGE</b>						
$e_{NI}$	Voltage noise (RTI)	$f = 10\text{Hz}$		110		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{Hz}$		100		
		$f = 1\text{kHz}$		60		
		$f_B = 0.1\text{Hz}$ to $10\text{Hz}$		2.7		$\mu\text{V}_{PP}$
$i_{NI}$	Current noise (RTI)	$f = 1\text{kHz}$		80		$\text{fA}/\sqrt{\text{Hz}}$
		$f_B = 0.1\text{Hz}$ to $10\text{Hz}$		2		$\text{pA}_{PP}$


at  $T_A = 25^\circ\text{C}$ ,  $V_S = +5\text{V}$ ,  $R_L = 20\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{REF} = 0\text{V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>GAIN</b>							
	Gain equation			5 + (200k $\Omega$ / R <sub>G</sub> )			V/V
G	Gain			5		10000	V/V
GE	Gain error	G = 5, V <sub>O</sub> = $\pm 10\text{V}$	INA122P, U	$\pm 0.05$		$\pm 0.1$	%
			INA122PA, UA	$\pm 0.05$		$\pm 0.15$	
		G = 100, V <sub>O</sub> = $\pm 10\text{V}$	INA122P, U	$\pm 0.3$		$\pm 0.5$	
			INA122PA, UA	$\pm 0.3$		$\pm 1$	
	Gain vs temperature <sup>(2)</sup>	G = 5			$\pm 5$	$\pm 10$	ppm/ $^\circ\text{C}$
		G = 100			$\pm 25$	$\pm 100$	
	Gain nonlinearity	G = 100, V <sub>O</sub> = $-14.85\text{V}$ to $+14.9\text{V}$	INA122P, U	$\pm 0.005$		$\pm 0.012$	% of FSR
			INA122PA, UA	$\pm 0.005$		$\pm 0.024$	
<b>OUTPUT</b>							
	Positive output voltage swing	V <sub>S</sub> = $\pm 15\text{V}$		(V+) - 0.1	(V+) - 0.05		V
	Negative output voltage swing	V <sub>S</sub> = $\pm 15\text{V}$		(V-) + 0.15	(V-) + 0.1		V
	Load capacitance stability				1000		pF
I <sub>SC</sub>	Short-circuit current	Continuous to V <sub>S</sub> / 2			+3 / -30		mA
<b>FREQUENCY RESPONSE</b>							
BW	Bandwidth, -3dB	G = 5			100		kHz
		G = 100			3.5		
		G = 500			0.9		
SR	Slew rate	G = 5, V <sub>O</sub> = $\pm 10\text{V}$	Rising		0.08		V/ $\mu\text{s}$
			Falling		0.12		
	Overload recovery	50 % overdrive			22		$\mu\text{s}$
t <sub>s</sub>	Settling time	0.01%	G = 5		350		$\mu\text{s}$
			G = 100		450		
			G = 500		1800		
<b>POWER SUPPLY</b>							
I <sub>Q</sub>	Quiescent current	I <sub>O</sub> = 0A			60	85	$\mu\text{A}$


- (1) Input voltage range of the INA122 input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage. See *Typical Characteristic* curves [Figure 5-5](#) and [Figure 5-6](#) for more information.
- (2) The values specified for G > 5 do not include the effects of the external gain-setting resistor, R<sub>G</sub>.

### 5.5 Typical Characteristics


At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 5\text{V}$ , unless otherwise noted.




5-1. Gain vs Frequency




5-2. Common-Mode Rejection vs Frequency




5-3. Positive Power Supply Rejection vs Frequency



5-4. Negative Power Supply Rejection vs Frequency




5-5. Input Common-Mode Range vs Output Voltage,  $V_S = \pm 15\text{V}$ ,  $G = 5$




5-6. Input Common-Mode Voltage vs Output Voltage,  $V_S = \pm 5\text{V}$ ,  $G = 5$

### 5.5 Typical Characteristics (continued)


At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 5\text{V}$ , unless otherwise noted.




5-7. Voltage and Current Noise Density vs Frequency (RTI)




5-8. Quiescent Current vs Temperature




5-9. Total Harmonic Distortion+Noise vs Frequency



5-10. Output Voltage Swing vs Output Current



5-11. Small-Signal Step Response G = 5




5-12. Small-Signal Step Response G = 100




## 5.5 Typical Characteristics (continued)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 5\text{V}$ , unless otherwise noted.



5-13. Large-Signal Step Response  $G = 5$



5-14. Input-Referred Noise Voltage 0.1Hz to 10Hz

## 6 Detailed Description

### 6.1 Overview

The INA122 is a monolithic, precision instrumentation amplifier incorporating a two-op-amp design, providing savings in power consumption and designed for portable instrumentation and data acquisition systems. An external gain resistor ( $R_G$ ) sets the gain from 5V/V to 10000V/V.

Figure 6-1 shows a simplified circuit diagram of the INA122. The design of  $A_1$  and  $A_2$  are identical and both internal outputs can swing to within approximately 100mV of the power supply rails, depending on load conditions. When the output of  $A_2$  is saturated,  $A_1$  can still be in linear operation, responding to changes in the noninverting input voltage. This can give the appearance of linear operation but the output voltage is invalid.

The most commonly overlooked overload condition occurs by attempting to exceed the output swing of  $A_2$ , an internal circuit node that cannot be measured. Calculating the expected voltages at output of  $A_2$  (see the equation in Figure 6-1) provides a check for the most common overload conditions.

A single supply instrumentation amplifier has special design considerations. Using commonly available single supply op amps to implement the two op amp topology cannot yield equivalent performance. For example, consider the condition where both inputs of common single supply op amps are equal to 0V. The outputs of both  $A_1$  and  $A_2$  must be 0V. But any small positive voltage applied to  $V_{+IN}$  requires that  $A_2$  output must swing below 0V, which is not feasible without a negative power supply.

To achieve common-mode range that extends to single supply ground, the INA122 uses precision level-shifting buffers on the inputs. This shifts both inputs by approximately 0.5V, and through the feedback network, shifts  $A_2$  output by approximately 0.6V. With both inputs and  $V_{REF}$  at single supply,  $A_2$  output operates within linear range. A positive  $V_{+IN}$  causes  $A_2$  output to swing below 0.6V. As a result of the input level-shifting, the voltages at  $R_G$  pins (pins 1 and 8) are not equal to the respective input pin voltages (pins 2 and 3). For most applications, this is not important because only the gain-setting resistor connects to  $R_G$  pins.

### 6.2 Functional Block Diagram




Figure 6-1. INA122 Simplified Circuit Diagram

## 6.3 Feature Description

### 6.3.1 Setting the Gain

Figure 6-2 shows the basic connections required for operation of the INA122. The output is referred to the output reference (Ref) pin that is normally grounded.

Use Equation 1 to calculate the gain of the INA122. Set the gain by connecting a single external resistor,  $R_G$ , to the INA122 as shown in Figure 6-2.

$$G = 5 + \frac{200k\Omega}{R_G} \quad (1)$$

Table 6-1 shows the commonly used gains and  $R_G$  resistor values.

The 200kΩ term in Equation 1 comes from the internal metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA122.

The stability and temperature drift of  $R_G$  also affects gain. The contribution to gain accuracy and drift from  $R_G$  can be directly inferred from Equation 1.




Figure 6-2. INA122 Basic Connections



**表 6-1. Commonly Used Gains and Resistor Values**

DESIRED GAIN (V/V)	R <sub>G</sub> (Ω)	NEAREST 1% R <sub>G</sub> VALUE (Ω)
5	NC <sup>(1)</sup>	NC <sup>(1)</sup>
10	40k	40.2k
20	13.33k	13.3k
50	4.444	4.42k
100	2105	2.1k
200	1026	1.02k
500	404	402
1000	201	200
2000	100.3	100
5000	40	40.2
10000	20	20

(1) NC: No connection

### 6.3.2 Input Common-Mode Range

The input common-mode range of the INA122 can operate over a wide range of power supply and V<sub>REF</sub> configurations. The common-mode range for some common operating conditions is shown in the performance curves in the *Typical Characteristics* section, and also in 6-3 and 6-4.



### 6.3.3 Input Protection

The inputs of the INA122 are protected with internal diodes connected to the power supply rails shown in 6-1. The diodes clamp the applied signal to prevent damaging the input circuitry. If the input signal source voltage exceeds the power supplies by more than 0.3V, limit the source current with a series input resistor to less than 5mA to protect the internal clamp diodes. Some signal sources are inherently current-limited and do not require limiting resistors.

### 6.3.4 Output Current Range

Output sourcing and sinking current values versus the output voltage ranges are shown in the *Typical Characteristics* section. The positive and negative current limits are not equal. Positive output current sourcing can drive moderate to high load impedance. Battery operation normally requires the careful management of power consumption to keep load impedance very high throughout the design.

## 6.4 Device Functional Modes

The INA122 can be operated on a single power supply as low as +2.2V (or a total of +2.2V on dual supplies). Performance remains excellent throughout the power supply range up to +36V (or  $\pm 18V$ ). Most parameters vary only slightly throughout the full supply voltage range. See the typical performance curves in [Typical Characteristics](#) section.

Operation at very low supply voltage requires careful attention to maintain the linear operating condition with the input common-mode voltage range, as explained in the [Input Common-Mode Range](#) section.

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

#### 7.1.1 Offset Trimming

The INA122 is laser trimmed for low offset voltage and offset voltage drift. The voltage applied to the Ref pin is added to the output signal. This connection must be low-impedance to provide expected common-mode rejection performance. A resistance of  $10\Omega$  in series with the Ref pin causes a typical device to degrade to approximately 80dB CMR. Most applications require no external offset adjustment using the Ref pin and is typically grounded.

図 7-1 shows an optional circuit for trimming the output offset voltage. An op amp buffer is used to provide low impedance at the Ref pin to preserve good common-mode rejection.





図 7-1. Optional Trimming of Output Offset Voltage

### 7.1.2 Input Bias Current Return Path

The input impedance of the INA122 is extremely high, approximately  $10^{10}\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is approximately  $-10\text{nA}$  (current flows out of the input terminals). High input impedance means that the input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. [Figure 7-2](#) shows various provisions for an input bias current path. Without a bias current path, the inputs can float to a potential which exceeds the common-mode range of the INA122 and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in [Figure 7-2](#)). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.



**Figure 7-2. Providing an Input Common-Mode Current Path**

## 7.2 Typical Application

### 7.2.1 Resistive-Bridge Pressure Sensor

The INA122 is an instrumentation amplifier that measures small differential voltages while simultaneously rejecting larger common-mode voltages. The device offers a low power consumption of 60µA (typical) and is designed for portable applications where sensors measure physical parameters, such as changes in fluid, pressure, temperature, or humidity.

The pressure sensor is made of a piezo-resistive element that can be derived as a classical 4-resistor Wheatstone bridge. Changes in the strain gauge resistance on one leg of the Wheatstone bridge ( $R + \Delta R$ ) induces a differential voltage  $V_{DIFF}$ .

Figure 7-3 shows an example circuit for a pressure sensor application. The signal chain connected to the bridge downstream processes the pressure change and can trigger an alarm.




Figure 7-3. Resistive-Bridge Pressure Sensor

Low-tolerance bridge resistors must be used to minimize the offset and gain errors.

Given that there is only a positive differential voltage applied, this circuit is laid out in single supply mode. The excitation voltage,  $V_{EXT}$ , to the bridge must be precise and stable; otherwise, measurement errors can be introduced.

#### 7.2.1.1 Design Requirements

For this application, the design requirements are as provided in Table 7-1.

Table 7-1. Design Requirements

DESCRIPTION	VALUE
Single supply voltage	$V_S = 5V$
Excitation voltage	$V_{EXT} = 5.0V$
Pressure range	$P = 1\text{psi to }12\text{psi, increments of }P = 0.5\text{psi}$
Pressure sensitivity	$S = 2 \pm 0.5 (25\%) \text{ mV/V/psi}$
Pressure impedance	$R = 4.99\text{k}\Omega \pm 50\Omega (0.1\%)$
Total pressure sampling rate	$S_r = 20\text{Hz}$
Full-scale range of ADC	$V_{ADC(fs)} = V_{OUT} = 3.0V$



### 7.2.1.2 Detailed Design Procedure

This section provides basic calculations to design the instrumentation amplifier circuit with respect to the given design requirements.

One of the key considerations in resistive-bridge sensors is the common-mode voltage,  $V_{CM}$ . If the bridge is balanced (no pressure, thus no voltage change),  $V_{CM(zero)}$  is half of the bridge excitation ( $V_{EXT}$ ). In this example  $V_{CM(zero)}$  is 2.5V. For the maximum pressure of 12psi, the bridge common-mode voltage,  $V_{CM(MAX)}$ , is calculated by:

$$V_{CM(MAX)} = \frac{V_{DIFF}}{2} + V_{CM(zero)} \quad (2)$$

where

$$V_{DIFF} = S_{MAX} \times V_{EXT} \times P_{MAX} = 2.5 \frac{mV}{V \times psi} \times 5V \times 12psi = 150mV \quad (3)$$

Thus, the maximum common-mode voltage applied results in 式 4:

$$V_{CM(MAX)} = \frac{150mV}{2} + 2.5V = 2.575V \quad (4)$$

Similarly, 式 5 calculates the minimum common-mode voltage.

$$V_{CM(MIN)} = \frac{-150mV}{2} + 2.5V = 2.425V \quad (5)$$

The next step is to calculate the gain required for the given maximum sensor output voltage span,  $V_{DIFF}$ , in respect to the required  $V_{OUT}$ , which is the full-scale range of the ADC.

式 6 calculates the gain value using the maximum input voltage and the required output voltage:

$$G = \frac{V_{OUT}}{V_{DIFF(MAX)}} = \frac{3.0V}{150mV} = 20V/V \quad (6)$$

The INA122 has a gain range from 5V/V to 10000V/V. To set the gain to 20V/V, set  $R_G$  to 13.3k $\Omega$  to provide the maximum output signal swing for the ADC.

Next, make sure that the INA122 can operate within this range by checking the *Input Common-Mode Voltage vs Output Voltage* curves listed in the *Typical Characteristics* section. The relevant figure is also in this section for convenience. Based on 図 7-4, an output signal swing of 3V is supported for the input signal swing between 2.425V and 2.575V, thus allowing linear operation.




图 7-4. Input Common-Mode Voltage vs Output Voltage

An additional series resistor in the Wheatstone bridge string (R1) may or may not be required. This is decided based on the intended output voltage swing for a particular combination of supply voltage, reference voltage, and the selected gain for an input common-mode voltage range. R1 helps adjust the input common-mode voltage range, and thus can help accommodate the intended output voltage swing. In this particular example, R1 is not required and can be shorted to ground.

### 7.2.1.3 Application Curve

Figure 7-5 shows the typical characteristic curve for the circuit in Figure 7-3.




Figure 7-5. Input Differential Voltage, Output Voltage vs Bridge Resistance

## 7.3 Power Supply Recommendations

The nominal performance of the INA122 is specified with a single supply voltage ( $+V_S$ ) of 5V and reference voltage (REF) connected to ground. The device operates using power supplies from 2.2V to 36V in single or dual supply.

### 注意

Supply voltages higher than 36V ( $\pm 18V$ ) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in [Typical Characteristics](#) of this data sheet.


## 7.4 Layout

### 7.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. Even a slight mismatch in parasitic capacitance at the gain setting pins can degrade CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS<sup>®</sup> relays to change the value of  $R_G$ , select the component so that the switch capacitance is as small as possible. Take care to minimize the capacitance mismatch between the  $R_G$  pins as much as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and through the device. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1  $\mu F$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from  $V+$  to ground is applicable for single-supply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in [Figure 7-6](#), keeping  $R_G$  close to the device minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

**7.4.2 Layout Example**



**図 7-6. Example Schematic and PCB Layout**

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Device Support

#### 8.1.1 Development Support

For development support on this product, see the following:

##### 8.1.1.1 PSpice® for TI

**PSpice® for TI** は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

##### 8.1.1.2 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### 注

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

---

### 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.3 サポート・リソース

**テキサス・インスツルメンツ E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 8.4 Trademarks

TINA-TI™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

PhotoMOS® is a registered trademark of Panasonic Electric Works Europe AG.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

## 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 8.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (October 1997) to Revision A (December 2024)	Page
• 「ピンの機能」表、「推奨動作条件」表、「熱に関する情報」表、「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクションを追加 .....	1
• Changed names on pins 2, 3, 4, 6, and 7 from: $V_{IN-}$ , $V_{IN+}$ , $V-$ , $V_O$ and $V+$ to: $-IN$ , $+IN$ , $-VS$ , $OUT$ and $+VS$ ...	3
• Added dual supply specification to <i>Absolute Maximum Ratings</i> .....	4
• Added note clarifying output short-circuit "to ground" in <i>Absolute Maximum Ratings</i> refers to short-circuit to $V_S / 2$ .....	4
• Added test condition of $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ to input bias current drift and input offset current drift parameter in <i>Electrical Characteristics</i> .....	5
• Changed parameter from <i>Offset Voltage RTI vs Power Supply</i> to <i>Power Supply Rejection Ratio</i> in <i>Electrical Characteristics</i> .....	5
• Changed parameter from <i>Input Impedance</i> to <i>Differential impedance</i> and <i>Common-mode impedance</i> in <i>Electrical Characteristics</i> .....	5
• Added test condition to input bias current parameter in <i>Electrical Characteristics</i> .....	5
• Changed voltage noise from $2\mu\text{V}_{pp}$ to $2.7\mu\text{V}_{pp}$ in <i>Electrical Characteristics</i> .....	5
• Changed Bandwidth, $-3\text{dB}$ at $G = 5$ from $120\text{kHz}$ to $100\text{kHz}$ in <i>Electrical Characteristics</i> .....	5
• Changed Bandwidth, $-3\text{dB}$ $G = 100$ from $5\text{kHz}$ to $3\text{kHz}$ in <i>Electrical Characteristics</i> .....	5
• Added test condition to Slew rate parameter in <i>Electrical Characteristics</i> .....	5
• Changed falling Slew rate from $0.16\text{V}/\mu\text{s}$ to $0.12\text{V}/\mu\text{s}$ in <i>Electrical Characteristics</i> .....	5
• Changed Overload recovery from $3\mu\text{s}$ to $22\mu\text{s}$ in <i>Electrical Characteristics</i> .....	5
• Updated <i>Quiescent Current vs Temperature</i> curve in <i>Typical Characteristics</i> section.....	7
• Changed <i>Offset Trimming</i> section.....	14

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA122P	ACTIVE	PDIP	P	8	50	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	INA122P	<a href="#">Samples</a>
INA122PA	ACTIVE	PDIP	P	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA122P A	<a href="#">Samples</a>
INA122PAG4	ACTIVE	PDIP	P	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA122P A	<a href="#">Samples</a>
INA122U	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI		INA 122U	
INA122U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U	<a href="#">Samples</a>
INA122UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI		INA 122U A	
INA122UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA122U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA122UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA122U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA122UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA122P	P	PDIP	8	50	506	13.97	11230	4.32
INA122PA	P	PDIP	8	50	506	13.97	11230	4.32
INA122PAG4	P	PDIP	8	50	506	13.97	11230	4.32

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated