


# INAx180 ローサイドおよびハイサイド電圧出力、電流センス・アンプ

## 1 特長

- 同相範囲 ( $V_{CM}$ ):  $-0.2V \sim +26V$
- 広い帯域幅: 350kHz (A1 デバイス)
- オフセット電圧:
  - $V_{CM} = 0V$  で  $\pm 150\mu V$  以下
  - $V_{CM} = 12V$  で  $\pm 500\mu V$  以下
- 出力スルーレート: 2V/ $\mu s$
- 精度:
  - ゲイン誤差 1% (最大値)
  - オフセット・ドリフト  $1\mu V/^\circ C$  (最大値)
- ゲイン・オプション:
  - 20V/V (A1 デバイス)
  - 50V/V (A2 デバイス)
  - 100V/V (A3 デバイス)
  - 200V/V (A4 デバイス)
- 静止電流: 最大 260 $\mu A$  (INA180)

## 2 アプリケーション

- モータ制御
- バッテリ監視
- パワー・マネージメント
- 照明制御
- 過電流検出
- 太陽光インバータ



代表的なアプリケーション回路

## 3 概要

INA180、INA2180、INA4180 (INAx180) 電流センス・アンプは、コスト最適化アプリケーション用に設計されています。これらのデバイスは、電流センス・アンプ (電流シャント・モニタとも呼ばれます) のファミリに属し、電源電圧にかかわらず、 $-0.2V \sim +26V$  の同相電圧において、電流センス抵抗の両端の電圧降下を検出できます。INAx180 は、整合抵抗ゲイン回路を、4 つの固定ゲイン・デバイス・オプション (20V/V、50V/V、100V/V、または 200V/V) に統合しています。この整合ゲイン抵抗回路により、ゲイン誤差が最小限に抑えられ、温度ドリフトが低減されます。

これらのデバイスはすべて、単一の 2.7V~5.5V 電源で動作します。シングル・チャンネルの INA180 は最大消費電流が 260 $\mu A$  で、デュアル・チャンネルの INA2180 は 500 $\mu A$ 、クワッド・チャンネルは 900 $\mu A$  です。

INA180 は 5 ピンの SOT-23 パッケージで供給され、2 つの異なるピン構成を選択できます。INA2180 は 8 ピンの VSSOP および WSON パッケージで供給されます。INA4180 は 14 ピンの TSSOP パッケージで供給されます。すべてのデバイス・オプションは、拡張動作温度範囲の  $-40^\circ C \sim +125^\circ C$  で動作が規定されています。

### パッケージ情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
INA180	SOT-23 (5)	2.90mm × 1.60mm
INA2180	VSSOP (8)	3.00mm × 3.00mm
	WSON (8)	2.00mm × 2.00mm
INA4180	TSSOP (14)	5.00mm × 4.40mm


- (1) 提供されているすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



## Table of Contents

1 特長.....	1	8.2 Functional Block Diagrams.....	16
2 アプリケーション.....	1	8.3 Feature Description.....	18
3 概要.....	1	8.4 Device Functional Modes.....	19
4 Revision History.....	2	<b>9 Application and Implementation.....</b>	<b>21</b>
5 Device Comparison.....	4	9.1 Application Information.....	21
6 Pin Configuration and Functions.....	4	9.2 Typical Application.....	25
7 Specifications.....	7	9.3 Power Supply Recommendations.....	26
7.1 Absolute Maximum Ratings.....	7	9.4 Layout.....	27
7.2 ESD Ratings.....	7	<b>10 Device and Documentation Support.....</b>	<b>31</b>
7.3 Recommended Operating Conditions.....	7	10.1 Documentation Support.....	31
7.4 Thermal Information.....	7	10.2 Receiving Notification of Documentation Updates.....	31
7.5 Electrical Characteristics.....	8	10.3 サポート・リソース.....	31
7.6 Typical Characteristics.....	9	10.4 Trademarks.....	31
8 Detailed Description.....	16	10.5 Electrostatic Discharge Caution.....	31
8.1 Overview.....	16	10.6 Glossary.....	31

## 4 Revision History

Changes from Revision G (April 2020) to Revision H (July 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section.....	26
• Changed pin 3 in  9-9 from: IN+2 to: IN+1.....	28
Changes from Revision F (March 2019) to Revision G (April 2020)	Page
• INA2180 8ピン WSON パッケージをデータシートに追加.....	1
Changes from Revision E (July 2018) to Revision F (March 2019)	Page
• Added new paragraph regarding phase reversal to end of <i>Input Differential Overload</i> section.....	19
Changes from Revision D (March 2018) to Revision E (July 2018)	Page
• Added B version devices to <i>Device Comparison</i> table.....	4
Changes from Revision C (December 2017) to Revision D (March 2018)	Page
• INA4180 デバイスをプレビューから量産データ (アクティブ) に変更.....	1
• Added new Figure 25 for INA4180.....	9
• Added new Figure 28 for INA4180.....	9
Changes from Revision B (November 2017) to Revision C (December 2017)	Page
• INA2180 デバイスをプレビューから量産データ (アクティブ) に変更.....	1
• Added "Both Inputs" to Figure 21 title.....	9
• Added new Figure 24 for INA2180.....	9
• Added new Figure 25 placeholder for INA4180.....	9
• Added new Figure 27 for INA2180.....	9
• Added new Figure 28 placeholder for INA4180.....	9
• Changed Figure 29.....	9
• Added "(A3 Devices)" to end of Figure 29 title.....	9
• Added new Figure 38 for INA2180.....	9
• Changed "less than 150 $\mu$ V" to "within $\pm$ 150 $\mu$ V" regarding offset voltage in <i>Precise Low-Side Current Sensing</i> section.....	18
• Added text regarding RC filter and reference to application report to note at the bottom of Figure 45.....	21

• Deleted $V_S$ from Equation 2 .....	22
• Added equation and curve for $f_{-3dB}$ to Figure 46.....	23
• Added link to reference design TIDA-00302 to end of <i>Common-Mode Transients Greater Than 26 V</i> section... 26	
• Added new bullet to <i>Layout Guidelines</i> section.....	27

---

<b>Changes from Revision A (August 2017) to Revision B (November 2017)</b>	<b>Page</b>
--	-------------

• INA4180 プレビュー・デバイスおよび関連する内容をデータシートに追加.....	1
• Changed design parameter name in Table 3 from "Accuracy" to "Current sensing error" for clarity .....	25
• Changed "RMS" to "RSS" in reference to equation 7.....	25

---

<b>Changes from Revision * (April 2017) to Revision A (August 2017)</b>	<b>Page</b>
---	-------------

• INA2180 プレビュー・デバイスおよび関連する内容をデータシートに追加.....	1
--	---

---

## 5 Device Comparison

表 5-1. Device Comparison

PRODUCT	NUMBER OF CHANNELS	GAIN (V/V)
INA180A1 <sup>(1)</sup>	1	20
INA180A2 <sup>(1)</sup>	1	50
INA180A3 <sup>(1)</sup>	1	100
INA180A4 <sup>(1)</sup>	1	200
INA180B1 <sup>(1)</sup>	1	20
INA180B2 <sup>(1)</sup>	1	50
INA180B3 <sup>(1)</sup>	1	100
INA180B4 <sup>(1)</sup>	1	200
INA2180A1	2	20
INA2180A2	2	50
INA2180A3	2	100
INA2180A4	2	200
INA4180A1	4	20
INA4180A2	4	50
INA4180A3	4	100
INA4180A4	4	200

(1) INA180A devices use pinout A. INA180B devices use pinout B. See the [Pin Configuration and Functions](#) section for more information.

## 6 Pin Configuration and Functions





图 6-1. INA180: DBV Package 5-Pin SOT-23 (Pinout A) Top View

图 6-2. INA180: DBV Package 5-Pin SOT-23 (Pinout B) Top View

表 6-1. Pin Functions: INA180 (Single Channel)

NAME	PIN		TYPE	DESCRIPTION
	SOT-23 Pinout A	SOT-23 Pinout B		
GND	2	2	Analog	Ground
IN-	4	3	Analog input	Current-sense amplifier negative input. For high-side applications, connect to load side of sense resistor. For low-side applications, connect to ground side of sense resistor.
IN+	3	1	Analog input	Current-sense amplifier positive input. For high-side applications, connect to bus-voltage side of sense resistor. For low-side applications, connect to load side of sense resistor.
OUT	1	4	Analog output	Output voltage
VS	5	5	Analog	Power supply, 2.7 V to 5.5 V





图 6-3. INA2180: DGK Package 8-Pin VSSOP Top View



A. Thermal Pad can be left floating or connected to GND.

图 6-4. INA2180: DSG Package 8-Pin WSON Top View




图 6-5. INA4180: PW Package 14-Pin TSSOP Top View

表 6-2. Pin Functions: INA2180 (Dual Channel) and INA4180 (Quad Channel)

NAME	PIN		TYPE	DESCRIPTION
	INA2180	INA4180		
GND	4	11	Analog	Ground
IN-1	2	2	Analog input	Current-sense amplifier negative input for channel 1. For high-side applications, connect to load side of channel-1 sense resistor. For low-side applications, connect to ground side of channel-1 sense resistor.
IN+1	3	3	Analog input	Current-sense amplifier positive input for channel 1. For high-side applications, connect to bus-voltage side of channel-1 sense resistor. For low-side applications, connect to load side of channel-1 sense resistor.
IN-2	6	6	Analog input	Current-sense amplifier negative input for channel 2. For high-side applications, connect to load side of channel-2 sense resistor. For low-side applications, connect to ground side of channel-2 sense resistor.
IN+2	5	5	Analog input	Current-sense amplifier positive input for channel 2. For high-side applications, connect to bus-voltage side of channel-2 sense resistor. For low-side applications, connect to load side of channel-2 sense resistor.
IN-3	—	9	Analog input	Current-sense amplifier negative input for channel 3. For high-side applications, connect to load side of channel-3 sense resistor. For low-side applications, connect to ground side of channel-3 sense resistor.
IN+3	—	10	Analog input	Current-sense amplifier positive input for channel 3. For high-side applications, connect to bus-voltage side of channel-3 sense resistor. For low-side applications, connect to load side of channel-3 sense resistor.
IN-4	—	13	Analog input	Current-sense amplifier negative input for channel 4. For high-side applications, connect to load side of channel-4 sense resistor. For low-side applications, connect to ground side of channel-4 sense resistor.

**表 6-2. Pin Functions: INA2180 (Dual Channel) and INA4180 (Quad Channel) (continued)**

NAME	PIN		TYPE	DESCRIPTION
	INA2180	INA4180		
IN+4	—	12	Analog input	Current-sense amplifier positive input for channel 4. For high-side applications, connect to bus-voltage side of channel-4 sense resistor. For low-side applications, connect to load side of channel-4 sense resistor.
OUT1	1	1	Analog output	Channel 1 output voltage
OUT2	7	7	Analog output	Channel 2 output voltage
OUT3	—	8	Analog output	Channel 3 output voltage
OUT4	—	14	Analog output	Channel 4 output voltage
VS	8	4	Analog	Power supply, 2.7 V to 5.5 V

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_S$			6	V
Analog inputs, IN+, IN- <sup>(2)</sup>	Differential ( $V_{IN+} - V_{IN-}$ )	-26	26	V
	Common-mode <sup>(3)</sup>	GND - 0.3	26	V
Output Voltage		GND - 0.3	$V_S + 0.3$	V
Maximum output current, $I_{OUT}$			8	mA
Operating free-air temperature, $T_A$		-55	150	°C
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2)  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.
- (3) Input voltage at any pin can exceed the voltage shown if the current at that terminal is limited to 5 mA.

### 7.2 ESD Ratings

			MIN	MAX	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage (IN+ and IN-)	-0.2	12	26	V
$V_S$	Operating supply voltage	2.7	5	5.5	V
$T_A$	Operating free-air temperature	-40		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA180	INA2180		INA4180	UNIT
		DBV (SOT23)	DSG (WSON)	DGK (VSSOP)	PW (TSSOP)	
		5 PINS	8 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	197.1	74.9	177.9	115.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	95.8	90.8	65.6	44.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	40.8	99.3	59.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	23.4	3.7	10.5	4.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	52.7	40.8	97.9	58.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	16.8	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ , and  $V_{SENSE} = V_{IN+} - V_{IN-}$  (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
CMRR	Common-mode rejection ratio, RTI <sup>(1)</sup>	$V_{IN+} = 0\text{ V to } 26\text{ V}$ , $V_{SENSE} = 10\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$	84	100		dB
$V_{OS}$	Offset voltage <sup>(2)</sup> , RTI	$V_{IN+} = 0\text{ V}$		$\pm 25$	$\pm 150$	$\mu\text{V}$
				$\pm 100$	$\pm 500$	$\mu\text{V}$
$dV_{OS}/dT$	Offset drift, RTI	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		0.2	1	$\mu\text{V}/^\circ\text{C}$
PSRR	Power supply rejection ratio, RTI	$V_S = 2.7\text{ V to } 5.5\text{ V}$ , $V_{SENSE} = 10\text{ mV}$		$\pm 8$	$\pm 40$	$\mu\text{V/V}$
$I_{IB}$	Input bias current	$V_{SENSE} = 0\text{ mV}$ , $V_{IN+} = 0\text{ V}$		0.1		$\mu\text{A}$
		$V_{SENSE} = 0\text{ mV}$		80		
$I_{IO}$	Input offset current	$V_{SENSE} = 0\text{ mV}$		$\pm 0.05$		$\mu\text{A}$
<b>OUTPUT</b>						
G	Gain	A1 devices		20		V/V
		A2 devices		50		
		A3 devices		100		
		A4 devices		200		
$E_G$	Gain error	$V_{OUT} = 0.5\text{ V to } V_S - 0.5\text{ V}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$\pm 0.1\%$	$\pm 1\%$	
	Gain error vs temperature	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		1.5	20	ppm/ $^\circ\text{C}$
	Nonlinearity error	$V_{OUT} = 0.5\text{ V to } V_S - 0.5\text{ V}$		$\pm 0.01\%$		
	Maximum capacitive load	No sustained oscillation		1		nF
<b>VOLTAGE OUTPUT<sup>(3)</sup></b>						
$V_{SP}$	Swing to $V_S$ power-supply rail <sup>(4)</sup>	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$(V_S) - 0.02$	$(V_S) - 0.03$	V
$V_{SN}$	Swing to GND <sup>(4)</sup>	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$(V_{GND}) + 0.0005$	$(V_{GND}) + 0.005$	V
<b>FREQUENCY RESPONSE</b>						
BW	Bandwidth	A1 devices, $C_{LOAD} = 10\text{ pF}$		350		kHz
		A2 devices, $C_{LOAD} = 10\text{ pF}$		210		kHz
		A3 devices, $C_{LOAD} = 10\text{ pF}$		150		kHz
		A4 devices, $C_{LOAD} = 10\text{ pF}$		105		kHz
SR	Slew rate			2		V/ $\mu\text{s}$
<b>NOISE, RTI</b>						
	Voltage noise density			40		nV/ $\sqrt{\text{Hz}}$
<b>POWER SUPPLY</b>						
$I_Q$	Quiescent current	INA180	$V_{SENSE} = 10\text{ mV}$	197	260	$\mu\text{A}$
			$V_{SENSE} = 10\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$			300
		INA2180	$V_{SENSE} = 10\text{ mV}$	355	500	$\mu\text{A}$
			$V_{SENSE} = 10\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$			520
		INA4180	$V_{SENSE} = 10\text{ mV}$	690	900	$\mu\text{A}$
			$V_{SENSE} = 10\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$			1000

(1) RTI = referred-to-input.

(2) Offset voltage is obtained by linear extrapolation to  $V_{SENSE} = 0\text{ V}$  with  $V_{SENSE} = 10\%$  to  $90\%$  of full-scale-range.


(3) See [7-19](#).

(4) Swing specifications are tested with an overdriven input condition.




## 7.6 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




**7-1. Input Offset Voltage Production Distribution A1**




**7-2. Input Offset Voltage Production Distribution A2**




**7-3. Input Offset Voltage Production Distribution A3**



**7-4. Input Offset Voltage Production Distribution A4**




**7-5. Offset Voltage vs. Temperature**




**7-6. Common-Mode Rejection Production Distribution A1**

## 7.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




7-7. Common-Mode Rejection Production Distribution A2




7-8. Common-Mode Rejection Production Distribution A3




7-9. Common-Mode Rejection Production Distribution A4



7-10. Common-Mode Rejection Ratio vs. Temperature



7-11. Gain Error Production Distribution A1



7-12. Gain Error Production Distribution A2

## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




FIG 7-13. Gain Error Production Distribution A3




FIG 7-14. Gain Error Production Distribution A4




FIG 7-15. Gain Error vs. Temperature




FIG 7-16. Gain vs. Frequency




FIG 7-17. Power-Supply Rejection Ratio vs. Frequency






FIG 7-18. Common-Mode Rejection Ratio vs. Frequency

## 7.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




**7-19. Output Voltage Swing vs. Output Current**




**7-20. Input Bias Current vs. Common-Mode Voltage**




**7-21. Input Bias Current vs. Common-Mode Voltage (Both Inputs, Shutdown)**



**7-22. Input Bias Current vs. Temperature**




**7-23. Quiescent Current vs. Temperature (INA180)**




**7-24. Quiescent Current vs. Temperature (INA2180)**

## 7.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




**7-25. Quiescent Current vs. Temperature (INA4180)**




**7-26. Quiescent Current vs. Common-Mode Voltage (INA180)**




**7-27. Quiescent Current vs. Common-Mode Voltage for All Amplifiers (INA2180)**



**7-28. Quiescent Current vs. Common-Mode Voltage for All Amplifiers (INA4180)**




**7-29. Input-Referred Voltage Noise vs. Frequency (A3 Devices)**



**7-30. 0.1-Hz to 10-Hz Voltage Noise (Referred-to-Input)**



## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)



## 7.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $V_{IN+} = 12\text{ V}$  (unless otherwise noted)




## 8 Detailed Description


### 8.1 Overview

The INA180, INA2180, and INA4180 (INAx180) are 26-V, common-mode, current-sensing amplifiers used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers accurately measures voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the devices can be powered from supply voltages as low as 2.7 V.

### 8.2 Functional Block Diagrams




 **8-1. INA180 Functional Block Diagram**



 **8-2. INA2180 Functional Block Diagram**





**图 8-3. INA4180 Functional Block Diagram**


## 8.3 Feature Description

### 8.3.1 High Bandwidth and Slew Rate

The INAx180 support small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/ $\mu$ s. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, make the INAx180 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection, where the INAx180 are used with an external comparator and a reference to quickly detect when the sensed current is out of range.

### 8.3.2 Wide Input Common-Mode Voltage Range

The INAx180 support input common-mode voltages from  $-0.2$  V to  $+26$  V. Because of the internal topology, the common-mode range is not restricted by the power-supply voltage ( $V_S$ ) as long as  $V_S$  stays within the operational range of 2.7 V to 5.5 V. The ability to operate with common-mode voltages greater or less than  $V_S$  allow the INAx180 to be used in high-side, as well as low-side, current-sensing applications, as shown in [Figure 8-4](#).



**Figure 8-4. High-Side and Low-Side Sensing Connections**

### 8.3.3 Precise Low-Side Current Sensing

When used in low-side current sensing applications the offset voltage of the INAx180 is within  $\pm 150$   $\mu$ V. The low offset performance of the INAx180 has several benefits. First, the low offset allows the device to be used in applications that must measure current over a wide dynamic range. In this case, the low offset improves the accuracy when the sensed currents are on the low end of the measurement range. Another advantage of low offset is the ability to sense lower voltage drop across the sense resistor accurately, thus allowing a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current sense circuit, and help improve the power efficiency of the end application.


The gain error of the INAx180 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this voltage becomes the dominant source of error in the current sense measurement.


### 8.3.4 Rail-to-Rail Output Swing

The INAx180 allow linear current sensing operation with the output close to the supply rail and GND. The maximum specified output swing to the positive rail is 30 mV, and the maximum specified output swing to GND is only 5 mV. To compare the output swing of the INAx180 to an equivalent operational amplifier (op amp), the inputs are overdriven to approximate the open-loop condition specified in op amp data sheets. The current-sense amplifier is a closed-loop system; therefore, the output swing to GND can be limited by the product of the offset voltage and amplifier gain.

For devices that have positive offset voltages, the swing to GND is limited by the larger of either the offset voltage multiplied by the gain or the swing to GND specified in the [Electrical Characteristics](#) table.

For example, in an application where the INA180A4 (gain = 200 V/V) is used for low-side current sensing and the device has an offset of 40  $\mu$ V, the product of the device offset and gain results in a value of 8 mV, greater than the specified negative swing value. Therefore, the swing to GND for this example is 8 mV. If the same device has an offset of  $-40$   $\mu$ V, then the calculated zero differential signal is  $-8$  mV. In this case, the offset helps overdrive the swing in the negative direction, and swing performance is consistent with the value specified in the [Electrical Characteristics](#) table.

The offset voltage is a function of the common-mode voltage as determined by the CMRR specification; therefore, the offset voltage increases when higher common-mode voltages are present. The increase in offset voltage limits how low the output voltage can go during a zero-current condition when operating at higher common-mode voltages.  [8-5](#) shows the typical limitation of the zero-current output voltage vs common-mode voltage for each gain option.



 **8-5. Zero-Current Output Voltage vs Common-Mode Voltage**

## 8.4 Device Functional Modes

### 8.4.1 Normal Mode

The INAx180 is in normal operation when the following conditions are met:

- The power supply voltage ( $V_S$ ) is between 2.7 V and 5.5 V.
- The common-mode voltage ( $V_{CM}$ ) is within the specified range of  $-0.2$  V to +26 V.
- The maximum differential input signal times gain is less than  $V_S$  minus the output voltage swing to  $V_S$ .
- The minimum differential input signal times gain is greater than the swing to GND (see the [Rail-to-Rail Output Swing](#) section).

During normal operation, the device produces an output voltage that is the *gained-up* representation of the difference voltage from  $IN+$  to  $IN-$ .

### 8.4.2 Input Differential Overload

If the differential input voltage ( $V_{IN+} - V_{IN-}$ ) times gain exceeds the voltage swing specification, the INAx180 drive the output as close as possible to the positive supply, and does not provide accurate measurement of the


differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx180 return to the expected value approximately 20  $\mu$ s after the fault condition is removed.

When the INAx180 output is driven to either the supply rail or ground, increasing the differential input voltage does not damage the device as long as the absolute maximum ratings are not violated. Following these guidelines, the INAx180 output maintains polarity, and does not suffer from phase reversal.

### 8.4.3 Shutdown Mode

Although the INAx180 do not have a shutdown pin, the low power consumption of the device allows the output of a logic gate or transistor switch to power the INAx180. This gate or switch turns on and off the INAx180 power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INAx180 in shutdown mode, as shown in [Figure 8-6](#).



**Figure 8-6. Basic Circuit to Shut Down the INxA180**

There is typically more than 500 k $\Omega$  of impedance (from the combination of 500-k $\Omega$  feedback and input gain set resistors) from each input of the INAx180 to the OUT pin and to the GND pin. The amount of current flowing through these pins depends on the voltage at the connection.

Regarding the 500-k $\Omega$  path to the output pin, the output stage of a disabled INAx180 does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage present across a 500-k $\Omega$  resistor.

As a final note, as long as the shunt common-mode voltage is greater than  $V_S$  when the device is powered up, there is an additional and well-matched 55- $\mu$ A typical current that flows in each of the inputs. If less than  $V_S$ , the common-mode input currents are negligible, and the only current effects are the result of the 500-k $\Omega$  resistors.

## 9 Application and Implementation

### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The INAx180 amplify the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground.

#### 9.1.1 Basic Connections

図 9-1 shows the basic connections of the INA180. Connect the input pins (IN+ and IN-) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.



NOTE: For best measurement accuracy, connect analog-to-digital converter (ADC) reference or microcontroller ground as closely as possible to the INAx180 GND pin, and add an RC filter between the output of the INAx180 and the ADC. See [Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using  \$Z\_{OUT}\$](#)  for more details.

図 9-1. Basic Connections for the INA180

A power-supply bypass capacitor of at least 0.1  $\mu\text{F}$  is required for proper operation. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

### 9.1.2 R<sub>SENSE</sub> and Device Gain Selection

The accuracy of the INAx180 is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application. The INAx180 have a typical input bias currents of 80  $\mu\text{A}$  for each input when operated at a 12-V common-mode voltage input. When large current-sense resistors are used, these bias currents cause increased offset error and reduced common-mode rejection. Therefore, using current-sense resistors larger than a few ohms is generally not recommended for applications that require current-monitoring accuracy. A second common restriction on the value of the current-sense resistor is the maximum allowable power dissipation that is budgeted for the resistor. 式 1 gives the maximum value for the current sense resistor for a given power dissipation budget:

$$R_{\text{SENSE}} < \frac{PD_{\text{MAX}}}{I_{\text{MAX}}^2} \quad (1)$$

where:

- $PD_{\text{MAX}}$  is the maximum allowable power dissipation in  $R_{\text{SENSE}}$ .
- $I_{\text{MAX}}$  is the maximum current that will flow through  $R_{\text{SENSE}}$ .

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage,  $V_S$ , and device swing to rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. 式 2 provides the maximum values of  $R_{\text{SENSE}}$  and GAIN to keep the device from hitting the positive swing limitation.

$$I_{\text{MAX}} \times R_{\text{SENSE}} \times \text{GAIN} < V_{\text{SP}} \quad (2)$$

where:

- $I_{\text{MAX}}$  is the maximum current that will flow through  $R_{\text{SENSE}}$ .
- GAIN is the gain of the current sense-amplifier.
- $V_{\text{SP}}$  is the positive output swing as specified in the data sheet.

To avoid positive output swing limitations when selecting the value of  $R_{\text{SENSE}}$ , there is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The negative swing limitation places a limit on how small of a sense resistor can be used in a given application. 式 3 provides the limit on the minimum size of the sense resistor.


$$I_{\text{MIN}} \times R_{\text{SENSE}} \times \text{GAIN} > V_{\text{SN}} \quad (3)$$

where:

- $I_{\text{MIN}}$  is the minimum current that will flow through  $R_{\text{SENSE}}$ .
- GAIN is the gain of the current sense amplifier.
- $V_{\text{SN}}$  is the negative output swing of the device (see [Rail-to-Rail Output Swing](#)).

### 9.1.3 Signal Filtering

Provided that the INAx180 output is connected to a high impedance input, the best location to filter is at the device output using a simple RC network from OUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INAx180 power-supply voltage. If filtering at the output is not possible, or filtering of only the differential input signal is required, it is possible to apply a filter at the input pins of the device. [Figure 9-2](#) provides an example of how a filter can be used on the input pins of the device.



**Figure 9-2. Filter at Input Pins**

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10  $\Omega$  (or less, if possible) to reduce impact to accuracy. The internal bias network shown in [Figure 9-2](#) present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using [Equation 5](#), where the gain error factor is calculated using [Equation 4](#).

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance ( $R_F$ ) value as well as internal input resistor  $R_{INT}$ , as shown in [Figure 9-2](#). The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. Calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given using [Equation 4](#):

$$\text{Gain Error Factor} = \frac{1250 \times R_{INT}}{(1250 \times R_F) + (1250 \times R_{INT}) + (R_F \times R_{INT})} \quad (4)$$

where:

- $R_{INT}$  is the internal input resistor.
- $R_F$  is the external series resistance.

With the adjustment factor from 式 4, including the device internal input resistance, this factor varies with each gain version, as shown in 表 9-1. Each individual device gain error factor is shown in 表 9-2.

**表 9-1. Input Resistance**

PRODUCT	GAIN	R <sub>INT</sub> (kΩ)
INAx180A1	20	25
INAx180A2	50	10
INAx180A3	100	5
INAx180A4	200	2.5

**表 9-2. Device Gain Error Factor**

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
INAx180A1	$\frac{25000}{(21 \times R_F) + 25000}$
INAx180A2	$\frac{10000}{(9 \times R_F) + 10000}$
INAx180A3	$\frac{1000}{R_F + 1000}$
INAx180A4	$\frac{2500}{(3 \times R_F) + 2500}$

The gain error that can be expected from the addition of the external series resistors can then be calculated based on 式 5:

$$\text{Gain Error (\%)} = 100 - (100 \times \text{Gain Error Factor}) \tag{5}$$

For example, using an INA180A2 and the corresponding gain error equation from 表 9-2, a series resistance of 10 Ω results in a gain error factor of 0.991. The corresponding gain error is then calculated using 式 5, resulting in an additional gain error of approximately 0.89% solely because of the external 10-Ω series resistors.



## 9.2 Typical Application




图 9-3. Low-Side Sensing

### 9.2.1 Design Requirements

The design requirements for the circuit shown in 图 9-3, are listed in 表 9-3

表 9-3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Power-supply voltage, $V_S$	5 V
Low-side current sensing	$V_{CM} = 0$ V
$R_{SENSE}$ power loss	< 900 mW
Maximum sense current, $I_{MAX}$	40 A
Current sensing error	Less than 1.5% at maximum current, $T_J = 25^\circ\text{C}$
Small-signal bandwidth	> 80 kHz

### 9.2.2 Detailed Design Procedure

The maximum value of the current sense resistor is calculated based on the maximum power loss requirement. By applying 式 1, the maximum value of the current-sense resistor is calculated to be 0.563 mΩ. This is the maximum value for sense resistor  $R_{SENSE}$ ; therefore, select  $R_{SENSE}$  to be 0.5 mΩ because it is the closest standard resistor value that meets the power-loss requirement.

The next step is to select the appropriate gain and reduce  $R_{SENSE}$ , if needed, to keep the output signal swing within the  $V_S$  range. Using 式 2, and given that  $I_{MAX} = 40$  A and  $R_{SENSE} = 0.5$  mΩ, the maximum current-sense gain calculated to avoid the positive swing-to-rail limitations on the output is 248.5. To maximize the output signal range, the INA180A4 (gain = 200) device is selected for this application.

To calculate the accuracy at peak current, the two factors that must be determined are the gain error and the offset error. The gain error of the INAx180 is specified to be a maximum of 1%. The error due to the offset is constant, and is specified to be 125 μV (maximum) for the conditions where  $V_{CM} = 0$  V and  $V_S = 5$  V. Using 式 6, the percentage error contribution of the offset voltage is calculated to be 0.75%, with total offset error = 150 μV,  $R_{SENSE} = 0.5$  mΩ, and  $I_{SENSE} = 40$  A.

$$\text{Total Offset Error (\%)} = \frac{\text{Total Offset Error (V)}}{I_{SENSE} \times R_{SENSE}} \times 100\% \quad (6)$$

One method of calculating the total error is to add the gain error to the percentage contribution of the offset error. However, in this case, the gain error and the offset error do not have an influence or correlation to each other. A more statistically accurate method of calculating the total error is to use the RSS sum of the errors, as shown in 式 7:

$$\text{Total Error (\%)} = \sqrt{\text{Total Gain Error (\%)}^2 + \text{Total Offset Error (\%)}^2} \quad (7)$$

After applying 式 7, the total current sense error at maximum current is calculated to be 1.25%, and that is less than the design example requirement of 1.5%.

The INA180A4 (gain = 200) also has a bandwidth of 105 kHz that meets the small-signal bandwidth requirement of 80 kHz. If higher bandwidth is required, lower-gain devices can be used at the expense of either reduced output voltage range or an increased value of  $R_{\text{SENSE}}$ .

### 9.2.3 Application Curve

Figure 9-4 shows an example output response of a unidirectional configuration. The device output swing is limited by ground; therefore, the output is biased to this zero output level. The output rises above ground for positive differential input signals, but cannot fall below ground for negative differential input signals.





Figure 9-4. Output Response

## 9.3 Power Supply Recommendations

The input circuitry of the INAx180 accurately measures beyond the power-supply voltage,  $V_S$ . For example,  $V_S$  can be 5 V, whereas the bus supply voltage at  $IN+$  and  $IN-$  can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the  $V_S$  pin. The INAx180 also withstands the full differential input signal range up to 26 V at the  $IN+$  and  $IN-$  input pins, regardless of whether or not the device has power applied at the  $V_S$  pin.


### 9.3.1 Common-Mode Transients Greater Than 26 V

With a small amount of additional circuitry, the INAx180 can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorbs*)—any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode, as shown in Figure 9-5. Keep these resistors as small as possible; most often, around 10  $\Omega$ . Larger values can be used with an effect on gain that is discussed in the [Signal Filtering](#) section. This circuit limits only short-term transients; therefore, many applications are satisfied with a 10- $\Omega$  resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.



**Figure 9-5. Transient Protection Using Dual Zener Diodes**

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in Figure 9-6. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in Figure 9-5 and Figure 9-6, the total board area required by the INAx180 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.



**Figure 9-6. Transient Protection Using a Single Transzorb and Input Clamps**


For a reference design example, see [Current Shunt Monitor With Transient Robustness Reference Design](#).

## 9.4 Layout


### 9.4.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins. The recommended value of this bypass capacitor is 0.1  $\mu\text{F}$ . Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- When routing the connections from the current sense resistor to the device, keep the trace lengths as close as possible in order to minimize any impedance mismatch.





**9-9. Dual-Channel Recommended Layout (WSON)**



9-10. Quad-Channel Recommended Layout

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [INA180-181EVM User's Guide](#)
- Texas Instruments, [INA2180-2181EVM User's Guide](#)
- Texas Instruments, [INA4180-4181EVM User's Guide](#)

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#)を参照してください。

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA180A1IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	18ID	<a href="#">Samples</a>
INA180A1IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	18ID	<a href="#">Samples</a>
INA180A2IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	1A8D	<a href="#">Samples</a>
INA180A2IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	1A8D	<a href="#">Samples</a>
INA180A3IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1A9D	<a href="#">Samples</a>
INA180A3IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1A9D	<a href="#">Samples</a>
INA180A4IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1AAD	<a href="#">Samples</a>
INA180A4IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1AAD	<a href="#">Samples</a>
INA180B1IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	18RD	<a href="#">Samples</a>
INA180B1IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	18RD	<a href="#">Samples</a>
INA180B2IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1ABD	<a href="#">Samples</a>
INA180B2IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	1ABD	
INA180B3IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	Call TI   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ACD	<a href="#">Samples</a>
INA180B3IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	1ACD	
INA180B4IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1ADD	<a href="#">Samples</a>
INA180B4IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	1ADD	
INA2180A1IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CX6	<a href="#">Samples</a>
INA2180A1IDGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125	1CX6	
INA2180A1IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25EY	<a href="#">Samples</a>
INA2180A1IDSGT	OBSOLETE	WSON	DSG	8		TBD	Call TI	Call TI	-40 to 125	25EY	
INA2180A2IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CZ6	<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA2180A2IDGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125	1CZ6	
INA2180A2IDSGR	ACTIVE	WSOP	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25FY	Samples
INA2180A2IDSGT	LIFEBUY	WSOP	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25FY	
INA2180A3IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D16	Samples
INA2180A3IDGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125	1D16	
INA2180A3IDSGR	ACTIVE	WSOP	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25GY	Samples
INA2180A3IDSGT	OBSOLETE	WSOP	DSG	8		TBD	Call TI	Call TI	-40 to 125	25GY	
INA2180A4IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D26	Samples
INA2180A4IDGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125	1D26	
INA2180A4IDSGR	ACTIVE	WSOP	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25HY	Samples
INA2180A4IDSGT	OBSOLETE	WSOP	DSG	8		TBD	Call TI	Call TI	-40 to 125	25HY	
INA4180A1IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A1	Samples
INA4180A2IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A2	Samples
INA4180A3IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A3	Samples
INA4180A4IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A4	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF INA180, INA2180, INA4180 :**

- Automotive : [INA180-Q1](#), [INA2180-Q1](#), [INA4180-Q1](#)

**NOTE:** Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA180A1IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A1IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A2IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A2IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A3IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A3IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A4IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A4IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A4IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A4IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B1IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B1IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B2IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B3IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B4IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA2180A1IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2180A1IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A2IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A2IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A2IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A3IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A3IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A4IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A4IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA4180A1IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A2IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A3IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A4IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA180A1IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A1IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A2IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A2IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A3IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A3IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A4IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A4IDBVT	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A4IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A4IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180B1IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B1IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180B2IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B3IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B4IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA2180A1IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A1IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A2IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2180A2IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A2IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA2180A3IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A3IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A4IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A4IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA4180A1IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
INA4180A2IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
INA4180A3IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA4180A4IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

## GENERIC PACKAGE VIEW

**DSG 8**

**WSON - 0.8 mm max height**

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224783/A



ALTERNATIVE TERMINAL SHAPE TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# EXAMPLE BOARD LAYOUT

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PW0014A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated