INA333-Q1 車載、ゼロドリフト、マイクロパワーの計測アンプ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
  - 温度グレード 1:-40℃ ≤ T_A ≤ +125℃
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可能
- 低いオフセット電圧:25μV (最大値)、G ≥ 100
- 低いドリフト:0.1μV/℃、G ≥ 100
- 低ノイズ:50 nV/√Hz、G ≥ 100
- 高い CMRR:96dB (最小値)、G ≥ 10
- 低い入力バイアス電流:280pA (最大値)
- 電源電圧範囲:1.8V～5.5V
- 入力電圧:(V-) + 0.1V から (V+) - 0.1V
- 出力電圧範囲:(V-) + 0.05V から (V+) - 0.05V
- 低静止電流:50μA
- 動作温度:-40℃～+125℃
- RFI フィルタ付きの入力
- パッケージ:8 ピン VSSOP

2 アプリケーション

- パワートレイン・トルク・センサ
- パワートレイン油圧センサ
- パワートレイン温度センサ
- パワートレイン・ノッキング・センサ
- 車両占有検出センサ
- ドライバーのバイタルサイン監視
- コントロール・パネル、フォース・センサ・ベースのスイッチ

3 概要

INA333-Q1 は、非常に高い精度を実現できる低消費電力高精度計測アンプです。このデバイスは、3 つのオペアンプの設計、小型サイズ、低消費電力であるため、リーク電流検出などの高精度測定を必要とする車載アプリケーションに最適です。この INA333-Q1 は、抵抗ブリッジ・センサを使用するアプリケーションにも最適です。

1 個の外付け抵抗により、1～1000 の範囲で任意のゲインを設定できます。INA333-Q1 は、次のような業界標準のゲイン計算式を使用するように設計されています。G = 1 + (100kΩ / R_G).

INA333-Q1 は非常に小さなオフセット電圧 (G ≥ 100 で 25μV)、非常に優れたオフセット電圧ドリフト特性 (G ≥ 100 で 0.1μV/℃)、高い同相除去比 (G ≥ 10 で 96dB) を実現しています。このデバイスは最低 1.8V (±0.9V) の電源で動作し、静止電流はわずか 50μA です。自動較正手法により、車載用温度範囲全体にわたって非常に優れた精度を維持します。INA333-Q1 は、1μV という非常に低いピーク・ツー・ピークノイズを実現します。

INA333-Q1 デバイスは、8 ピン VSSOP パッケージで供給され、T_A = -40℃～+125℃の温度範囲で仕様が規定されています。

パッケージ情報

部品番号	パッケージ(1)	パッケージ・サイズ (2)
INA333-Q1	VSSOP (8)	3mm × 4.9mm

(1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。
(2) パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



概略回路図

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (May 2020) to Revision B (June 2023)	Page
• 機能安全の箇条書き項目を追加	1
• 表紙の図の 4 つの抵抗を 150Ω から 150kΩ に変更	1
• Changed four resistors in functional block diagram from 150 Ω to 150 kΩ	13

Changes from Revision * (October 2019) to Revision A (May 2020)	Page
• デバイスを事前情報 (プレビュー) から量産データ (アクティブ) に変更	1

Copyright © 2023 Texas Instruments Incorporated

5 Pin Configuration and Functions



図 5-1. DGK Package, 8-Pin VSSOP (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
REF	5	Input	Reference input. This pin must be driven by low impedance or connected to ground.
RG	1, 8	—	Gain setting pins. For gains greater than 1, place a gain resistor between pins 1 and 8.
V+	7	—	Positive supply
V–	4	—	Negative supply
VIN+	3	Input	Positive input
VIN–	2	Input	Negative input
VOUT	6	Output	Output

Copyright © 2023 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_S	Supply voltage	Single-supply, V_S = (V+)		7	V
		Dual-supply, V_S = (V+) – (V–)		±3.5	
	Input voltage	Common-mode	(V–) – 0.3	(V+) + 0.3	V
		Differential		(V+) – (V–) + 0.2	
	Input current			±10	mA
	Output short circuit(2)		Continuous	Continuous	
T_A	Operating temperature		–55	150	°C
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Operation outside of *Absolute Maximum Ratings* may cause permanent damage to the device. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings,* the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 HBM ESD classification level 2(1)	±2000	V
		Charge device model (CDM), per AEC Q100-011 CDM ESD classification level C5	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage	1.8	5.5	V
T_A	Operating temperature	–40	125	°C

6.4 Thermal Information

THERMAL METRIC(1)		INA333-Q1 DGK (VSSOP) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	90.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	88.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics

at V_S = 1.8 V to 5.5 V at T_A = 25°C, R_L = 10 kΩ, V_{REF} = V_S / 2, and G = 1 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT(1)							
V_{OSI}	Input stage offset voltage(2)				±10	±25	µV
		vs temperature, T_A = –40°C to +125°C				±0.1	µV/°C
V_{OSO}	Output stage offset voltage(2)				±25	±110	µV
		vs temperature, T_A = –40°C to +125°C				±0.5	µV/°C
PSRR	Power-supply rejection ratio			90	102		dB
Z_{id}	Differential impedance				100 || 3		GΩ || pF
Z_{ic}	Common-mode impedance				100 || 3		GΩ || pF
V_{CM}	Common-mode voltage	V_O = 0 V		(V–) + 0.1		(V+) – 0.1	V
CMRR	Common-mode rejection ratio	DC to 60 Hz, V_S = 5.5 V, V_{CM} = (V–) + 0.1 V to (V+) – 0.1 V	G = 1	78	90		dB
			G = 10	96	110		
			G = 100	96	115		
			G = 1000	96	115		
INPUT BIAS CURRENT							
I_B	Input bias current				±70	±280	pA
		T_A = –40°C to +125°C			See 図 6-26		pA/°C
I_{OS}	Input offset current				±50	±280	pA
		T_A = –40°C to +125°C			See 図 6-28		pA/°C
INPUT VOLTAGE NOISE							
e_{NI}	Input voltage noise	G = 100, R_S = 0 Ω	f = 10 Hz		50		nV/√Hz
			f = 100 Hz		50		
			f = 1 kHz		50		
			f = 0.1 Hz to 10 Hz		1		$µV_{PP}$
I_n	Input current noise	f = 10 Hz			100		fA/√Hz
		f = 0.1 Hz to 10 Hz			2		pA_{PP}
GAIN							
	Gain equation				1 + (100 kΩ / R_G)		V/V
G	Gain			1		1000	V/V
GE	Gain error	V_S = 5.5 V, (V–) + 100 mV ≤ V_O ≤ (V+) – 100 mV	G = 1		±0.01	±0.1	%
			G = 10		±0.05	±0.25	
			G = 100		±0.07	±0.25	
			G = 1000		±0.25	±0.5	
	Gain vs temperature	T_A = –40°C to +125°C			±1	±5	ppm/°C
			G > 1(3)		±15	±50	
	Gain nonlinearity	G = 1 to 1000, V_S = 5.5 V, (V–) + 100 mV ≤ V_O ≤ (V+) – 100 mV			10		ppm
OUTPUT							
	Output voltage swing from rail	V_S = 5.5 V			40	50	mV
	Capacitive load drive				500		pF
I_{SC}	Short-circuit current	Continuous to common			–40, +5		mA

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

at V_S = 1.8 V to 5.5 V at T_A = 25°C, R_L = 10 kΩ, V_{REF} = V_S / 2, and G = 1 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE							
BW	Bandwidth, –3 dB	G = 1			150		kHz
		G = 10			35		
		G = 100			3.5		
		G = 1000			350		Hz
SR	Slew rate	V_S = 5 V, V_O = 4-V step	G = 1		0.16		V/µs
			G = 100		0.05		
t_S	Settling time to 0.01%	V_{STEP} = 4 V	G = 1		50		µs
			G = 100		400		
	Settling time to 0.001%	V_{STEP} = 4 V	G = 1		60		
			G = 100		500		
	Overload recovery	50% overdrive			75		µs
REFERENCE INPUT							
R_{IN}	Input impedance				300		kΩ
	Voltage range			V–		V+	V
POWER SUPPLY							
I_Q	Quiescent current	V_{IN} = V_S / 2			50	75	µA
		T_A = –40°C to +125°C				80	

(1) Total V_{OS}, referred-to-input = (V_{OSI}) + (V_{OSO} / G).
(2) RTI = Referred-to-input.
(3) Does not include effects of external resistor R_G.

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-1. Input Offset Voltage



図 6-2. Input Voltage Offset Drift (–40°C to 125°C)



図 6-3. Output Offset Voltage



図 6-4. Output Voltage Offset Drift (–40°C to 125°C)



図 6-5. Offset Voltage vs Common-Mode Voltage



図 6-6. 0.1-Hz to 10-Hz Noise

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-7. 0.1-Hz to 10-Hz Noise



図 6-8. Spectral Noise Density



図 6-9. Nonlinearity Error



図 6-10. Large Signal Response



図 6-11. Large-Signal Step Response



図 6-12. Small-Signal Step Response

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-13. Small-Signal Step Response



図 6-14. Settling Time vs Gain



図 6-15. Start-Up Settling Time



図 6-16. Gain vs Frequency



図 6-17. Common-Mode Rejection Ratio



図 6-18. Common-Mode Rejection Ratio vs Temperature

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-19. Common-Mode Rejection Ratio vs Frequency



図 6-20. Typical Common-Mode Range vs Output Voltage



図 6-21. Typical Common-Mode Range vs Output Voltage



図 6-22. Typical Common-Mode Range vs Output Voltage



図 6-23. Typical Common-Mode Range vs Output Voltage



図 6-24. Positive Power-Supply Rejection Ratio

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-25. Negative Power-Supply Rejection Ratio



図 6-26. Input Bias Current vs Temperature



図 6-27. Input Bias Current vs Common-Mode Voltage



図 6-28. Input Offset Current vs Temperature



図 6-29. Output Voltage Swing vs Output Current



図 6-30. Quiescent Current vs Temperature

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, R_L = 10 kΩ, V_{REF} = midsupply, and G = 1 (unless otherwise noted)



図 6-31. Quiescent Current vs Common-Mode Voltage

Copyright © 2023 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The INA333-Q1 is a monolithic instrumentation amplifier (INA) based on the precision zero-drift INA333-Q1 (operational amplifier) core. The INA333-Q1 also integrates laser-trimmed resistors to maintain excellent common-mode rejection and low gain error. The combination of the zero-drift amplifier core and the precision resistors allows this device to achieve outstanding dc precision, and makes the INA333-Q1 an excellent choice for many 3.3-V and 5-V automotive applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Offset Correction

The INA333-Q1 internal operational amplifiers use an autocalibration technique with a time-continuous, 350-kHz operational amplifier in the signal path. The amplifier is zero-corrected every 8 µs using a proprietary technique. At power up, the amplifier requires approximately 100 µs to achieve the specified V_{OS} accuracy. This design has no aliasing or flicker noise.

7.3.2 Input Protection

The input pins of the INA333-Q1 are protected with internal diodes connected to the power-supply rails. These diodes clamp and prevent the applied signal from damaging the input circuitry. If the input signal voltage exceeds the power supplies by greater than 0.3 V, limit the input signal current to less than 10 mA to protect the internal clamp diodes. This current limiting is generally done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

7.4 Device Functional Modes

The INA333-Q1 has a single functional mode, and is operational when the power-supply voltage is greater than 1.8 V. The recommended maximum specified power-supply voltage for the INA333-Q1 is 5.5 V.

Copyright © 2023 Texas Instruments Incorporated

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA333-Q1 measures small differential voltages with high common-mode voltage developed between the noninverting and inverting input. The high input impedance makes the INA333-Q1 a great choice for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

8.1.1 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA333-Q1 is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A1 and A2. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see 図 6-20 to 図 6-23 in *セクション 6.6*.

Input overload conditions can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333-Q1 is near 0 V even though both inputs are overloaded.

Copyright © 2023 Texas Instruments Incorporated

8.2 Typical Application

図 8-1 shows the basic connections required for operation of the INA333-Q1. Good layout practice mandates the use of bypass capacitors placed close to the device pins as shown.

The output of the INA333-Q1 is referred to the output reference (REF) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. Although 15 Ω or less of stray resistance can be tolerated while maintaining specified CMRR, small stray resistances of tens of ohms in series with the REF pin can cause noticeable degradation in CMRR.



図 8-1. Basic Connections

8.2.1 Design Requirements

The device can be configured to monitor the input differential voltage when the gain of the input signal is set by external resistor RG. The output signal references to the REF pin. The most common application is where the output is referenced to ground when no input signal is present by connecting the REF pin to ground. When the input signal increases, the output voltage at the OUT pin also increases.

8.2.2 Detailed Design Procedure

8.2.2.1 Setting the Gain

The gain of the INA333-Q1 is set by a single external resistor, R_G, connected between pins 1 and 8. The value of R_G is selected according to 式 1:

$$G = 1 + (100\ k\Omega / R_G) \quad (1)$$

表 8-1 lists several commonly-used gains and resistor values. The 100 kΩ in 式 1 comes from the sum of the two internal feedback resistors of A_1 and A_2. These on-chip resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA333-Q1.

Copyright © 2023 Texas Instruments Incorporated

The stability and temperature drift of the external gain setting resistor, R_G, also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from 式 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater. To maintain stability, avoid parasitic capacitance greater than a few picofarads at the R_G connections. Careful matching of any parasitics on both R_G pins maintains optimal CMRR over frequency.

表 8-1. Commonly Used Gains and Resistor Values

DESIRED GAIN	R_G (Ω)	NEAREST 1% R_G (Ω)
1	NC(1)	NC
2	100k	100k
5	25k	24.9k
10	11.1k	11k
20	5.26k	5.23k
50	2.04k	2.05
100	1.01k	1k
200	502.5	499
500	200.4	200
1000	100.1	100

(1) NC denotes no connection. When using the SPICE model, the simulation does not converge unless a resistor is connected to the R_G pins; use a very large resistor value.

8.2.2.2 Offset Trimming

Most applications require no external offset adjustment. However, if necessary, adjustments can be made by applying a voltage to the REF pin. 図 8-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to REF pin is summed at the output. The operational amplifier buffer provides low impedance at the REF pin to preserve good common-mode rejection.



図 8-2. Optional Trimming of Output Offset Voltage

Copyright © 2023 Texas Instruments Incorporated

8.2.2.3 Noise Performance

The autocalibration technique used by the INA333-Q1 results in reduced low frequency noise, typically only 50 nV/√Hz (G = 100). The spectral noise density is shown in detail in 図 6-8. The low-frequency noise of the device is approximately 1 μV_{PP} measured from 0.1 Hz to 10 Hz (G = 100).

8.2.2.4 Input Bias Current Return Path

The input impedance of the INA333-Q1 is extremely high; approximately 100 GΩ. However, a path must be provided for the input bias current of both inputs. This input bias current is typically ±70 pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. 図 8-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the device, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in 図 8-3). With higher source impedance, use two equal resistors to provide a balanced input with the possible advantages of a lower input offset voltage as a result of bias current, and improved high-frequency common-mode rejection.



図 8-3. Providing an Input Common-Mode Current Path

8.2.2.5 Low Voltage Operation

The INA333-Q1 can be operated on power supplies as low as ±0.9 V. Most parameters vary only slightly throughout this supply voltage range; see セクション 6.6. Operation at a very-low supply voltage requires careful attention to make sure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. 図 6-20 to 図 6-23 show the range of linear operation for various supply voltages and gains.

8.2.2.6 Single-Supply Operation

The INA333-Q1 can be used on single power supplies of 1.8 V to 5.5 V. 図 8-4 shows a basic single-supply circuit. The output REF pin is connected to midsupply. Zero differential input voltage demands an output voltage of midsupply. Actual output voltage swing is limited to approximately 50 mV more than ground, when the load is referred to ground as shown. 図 6-29 shows how the output voltage swing varies with output current.

With single-supply operation, V_{IN+} and $V_{IN–}$ must both be 0.1 V greater than ground for linear operation. For instance, the inverting input cannot be connected to ground to measure a voltage connected to the noninverting input.

To show the issues affecting low-voltage operation, consider the circuit in 図 8-4 that shows the device operating from a single 3-V supply. A resistor in series with the low side of the bridge makes sure that the bridge output voltage is within the common-mode range of the amplifier inputs.



(1) R_1 creates proper common-mode voltage, only for low-voltage operation; see セクション 8.2.2.6.

図 8-4. Single-Supply Bridge Amplifier

Copyright © 2023 Texas Instruments Incorporated

8.2.3 Application Curves



図 8-5. Large Signal Response



図 8-6. Large-Signal Step Response



図 8-7. Small-Signal Step Response



図 8-8. Small-Signal Step Response

Copyright © 2023 Texas Instruments Incorporated

8.3 Power Supply Recommendations

The minimum power supply voltage for the INA333-Q1 is 1.8 V, and the maximum power supply voltage is 5.5 V; for specified performance, 3.3 V to 5 V is recommended. Add a bypass capacitor at the input to compensate for the layout and power supply source impedance.

8.4 Layout

8.4.1 Layout Guidelines

Attention to good layout practices is always recommended.

- Keep traces short.
- When possible, use a printed-circuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible.
- Place a 0.1-µF bypass capacitor closely across the supply pins.

Apply these guidelines throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.

Instrumentation amplifiers vary in susceptibility to radio-frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The INA333-Q1 has been specifically designed to minimize susceptibility to RFI by incorporating passive RC filters with an 8-MHz corner frequency at the V_{IN+} and V_{IN-} inputs. As a result, the INA333-Q1 demonstrates remarkably low sensitivity compared to previous-generation devices. Strong RF fields can continue to cause varying offset levels, however, and can require additional shielding.

8.4.2 Layout Example



図 8-9. Layout Example

Copyright © 2023 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 TINA-TI Simulation Software (Free Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI™ is a free, fully functional version of the TINA software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Virtual instruments offer users the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

図 9-1 shows example TINA-TI circuits for the device that can be used to develop, modify, and assess the circuit design for specific applications. Links to download these simulation files are given below.

注

These files require that either the TINA software (from DesignSoft) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.



NOTE: RWa, RWb, RWc, and RWd simulate wire resistance. These resistors are included to show the four-wire sense technique immunity to line mismatches. This method assumes the use of a four-wire RTD.

図 9-1. Four-Wire, 3-V Conditioner for a PT100 RTD With Programmable Gain Acquisition System

Download the TINA-TI simulation file for this circuit with the following link: *PT100 RTD*.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *OPA188-Q1 Precision, Low-Noise, Rail-to-Rail Output, 36-V, Zero-Drift, Automotive-Grade Operational Amplifier* data sheet
- Texas Instruments, *OPA333-Q1 1.8-V microPower CMOS Operational Amplifier Zero-Drift Series* data sheet
- Texas Instruments, *Circuit board layout techniques*

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.5 Trademarks

TINA™ is a trademark of DesignSoft, Inc.
TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA333QDGKRQ1	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	333Q
INA333QDGKRQ1.A	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	333Q

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA333-Q1 :

- Catalog : INA333

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA333QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA333QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0

PACKAGE OUTLINE

DGK0008A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月