

ISO5451-Q1 高CMTI 2.5A/5A絶縁型 IGBT、MOSFETゲート・ドライバ、アクティブ安全機能搭載

1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み：
 - デバイス温度グレード1: 動作時周囲温度範囲 $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
 - デバイスHBM分類レベル3A
 - デバイスCDM分類レベルC6
- 同相過渡耐圧(CMTI): 50kV/ μs (最小値)、100kV/ μs (標準値) ($V_{\text{CM}} = 1500\text{V}$)
- 2.5Aピーク・ソース電流および5Aピーク・シンク電流
- 短い伝搬遅延: 76ns (標準値)、110ns (最大値)
- 2Aのアクティブ・ミラー・クランプ
- 出力短絡クランプ
- 不飽和化検出時のフォルト・アラームは $\overline{\text{FLT}}$ により通知され、 $\overline{\text{RST}}$ によりリセット
- 入出力低電圧誤動作防止(UVLO)、レディ(RDY)ピンによる標示付き
- 低電源またはフローティング入力時のアクティブ出力プルダウンおよびデフォルトLOW出力
- 入力電源電圧: 3V~5.5V
- 出力ドライバ供給電圧: 15V~30V
- CMOS互換の入力
- 20ns未満の入力パルスと過渡ノイズを除去
- 絶縁サージ耐久電圧10000V_{PK}
- 安全性および規制の認定
 - DIN V VDE V 0884-10 (VDE V 0884-10):2006-12準拠の強化絶縁: 8000V_{PK} V_{IOTM}および1420V_{PK} V_{IORM}
 - UL1577準拠で5700V_{RMS}において1分間の絶縁
 - CSA Component Acceptance Notice 5A、IEC 60950-1およびIEC 60601-1最終機器標準
 - EN 61010-1およびEN 60950-1準拠のTUV認定
 - GB4943.1-2011 CQC認定
 - UL、VDE、CQC、TUV準拠のすべての認定を完了、CSA認定は計画中

2 アプリケーション

- 次のような用途の絶縁IGBTおよびMOSFET
 - HEVおよびEVの電源モジュール
 - 産業用モータ制御ドライブ
 - 産業用電源
 - ソーラー・インバータ
 - 誘導加熱

3 説明

ISO5451-Q1は、IGBTおよびMOSFET用の 5.7kV_{RMS}、強化絶縁ゲート・ドライバで、2.5Aのソース電流と5Aのシンク電流を供給できます。入力側は、単一の3V~5.5V電源で動作します。出力側は、最低15V、最高30Vの電源を供給できます。2つの相補CMOS入力により、ゲート・ドライバの出力状態が制御されます。伝搬時間が76nsと短いため、出カステージを正確に制御できます。


内部不飽和化(DESAT)フォルト検出により、IGBTが過負荷状況にあることが認識されます。DESATを検出すると、ゲート・ドライバ出力がV_{EE2}ポテンシャルまでLOWに駆動され、IGBTはただちにオフになります。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
ISO5451-Q1	SOIC (16)	10.30mmx7.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

機能ブロック図



Copyright © 2016, Texas Instruments Incorporated

目次

1	特長	1	9	Detailed Description	18
2	アプリケーション	1	9.1	Overview	18
3	説明	1	9.2	Functional Block Diagram	18
4	改訂履歴	2	9.3	Feature Description	19
5	概要(続き)	3	9.4	Device Functional Modes	20
6	Pin Configuration and Function	3	10	Application and Implementation	21
7	Specifications	4	10.1	Application Information	21
7.1	Absolute Maximum Ratings	4	10.2	Typical Applications	21
7.2	ESD Ratings	4	11	Power Supply Recommendations	30
7.3	Recommended Operating Conditions	4	12	Layout	30
7.4	Thermal Information	4	12.1	Layout Guidelines	30
7.5	Power Rating	5	12.2	PCB Material	30
7.6	Insulation Characteristics	5	12.3	Layout Example	30
7.7	Safety Limiting Values	6	13	デバイスおよびドキュメントのサポート	31
7.8	Safety-Related Certifications	6	13.1	ドキュメントのサポート	31
7.9	Electrical Characteristics	7	13.2	ドキュメントの更新通知を受け取る方法	31
7.10	Switching Characteristics	8	13.3	コミュニティ・リソース	31
7.11	Safety and Insulation Characteristics Curves	9	13.4	商標	31
7.12	Typical Characteristics	10	13.5	静電気放電に関する注意事項	31
8	Parameter Measurement Information	16	13.6	Glossary	31
			14	メカニカル、パッケージ、および注文情報	31

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2016年9月	*	初版

5 概要(続き)


不飽和化がアクティブのとき、絶縁バリアを通してフォルト信号が送信され、入力側の $\overline{\text{FLT}}$ 出力がLOWになって、アイソレータ入力がブロックされます。この $\overline{\text{FLT}}$ 出力状況はラッチされ、 $\overline{\text{RST}}$ 入力のLOWアクティブのパルスによりリセットできます。

バイポーラ電源による通常動作時にIGBTがオフになると、出力は V_{EE2} にハード・クランプされます。出力電源がユニポーラの場合、アクティブなミラー・クランプを使用でき、低インピーダンスのパスを通してミラー電流をシンクできるため、高電圧の過渡状態でIGBTが動的にオンになることが防止されます。

ゲート・ドライバの動作準備は、入力側と出力側の電源を監視する2つの低電圧誤動作防止回路により制御されます。いずれかの側の電源が不十分な場合はRDY出力がLOWになり、そうでない場合はこの出力がHIGHになります。

ISO5451-Q1は、16ピンのSOICパッケージで供給されます。デバイスの動作は、 -40°C ～ 125°C の周囲温度範囲について規定されています。

6 Pin Configuration and Function



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
V_{EE2}	1, 8	-	Output negative supply. Connect to GND2 for Unipolar supply application.
DESAT	2	I	Desaturation voltage input
GND2	3	-	Gate drive common. Connect to IGBT emitter.
NC	4	-	Not connected
V_{CC2}	5	-	Most positive output supply potential.
OUT	6	O	Gate drive voltage output
CLAMP	7	O	Miller clamp output
GND1	9, 16	-	Input ground
IN+	10	I	Non-inverting gate drive voltage control input
IN-	11	I	Inverting gate drive voltage control input
RDY	12	O	Power-good output, active high when both supplies are good.
$\overline{\text{FLT}}$	13	O	Fault output, low-active during DESAT condition
$\overline{\text{RST}}$	14	I	Reset input, apply a low pulse to reset fault latch.
V_{CC1}	15	-	Positive input supply (3 V to 5.5 V)

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{CC1}	Supply voltage input side	GND1 - 0.3	6	V	
V _{CC2}	Positive supply voltage output side	(V _{CC2} - GND2)	35	V	
V _{EE2}	Negative supply voltage output side	(V _{EE2} - GND2)	0.3	V	
V _(SUP2)	Total supply output voltage	(V _{CC2} - V _{EE2})	35	V	
V _{OUT}	Gate driver output voltage	V _{EE2} - 0.3	V _{CC2} + 0.3	V	
I _(OUTH)	Gate driver high output current	Gate driver high output current (max pulse width = 10 μs, max duty cycle = 0.2%)		2.7	A
I _(OUTL)	Gate driver low output current			5.5	A
V _(LIP)	Voltage at IN+, IN-, $\overline{\text{FLT}}$, RDY, $\overline{\text{RST}}$	GND1 - 0.3	V _{CC1} + 0.3	V	
I _(LOP)	Output current of $\overline{\text{FLT}}$, RDY			10	mA
V _(DESAT)	Voltage at DESAT	GND2 - 0.3	V _{CC2} + 0.3	V	
V _(CLAMP)	Clamp voltage	V _{EE2} - 0.3	V _{CC2} + 0.3	V	
T _J	Junction temperature	-40	150	°C	
T _{STG}	Storage temperature	-65	150	°C	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000
		Charged-device model (CDM), per AEC Q100-011	±1500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC1}	Supply voltage input side	3		5.5	V
V _{CC2}	Positive supply voltage output side (V _{CC2} - GND2)	15		30	V
V _{EE2}	Negative supply voltage output side (V _{EE2} - GND2)	-15		0	V
V _(SUP2)	Total supply voltage output side (V _{CC2} - V _{EE2})	15		30	V
V _{IH}	High-level input voltage (IN+, IN-, $\overline{\text{RST}}$)	0.7 x V _{CC1}		V _{CC1}	V
V _{IL}	Low-level input voltage (IN+, IN-, $\overline{\text{RST}}$)	0		0.3 x V _{CC1}	V
t _{UI}	Pulse width at IN+, IN- for full output (C _{LOAD} = 1nF)	40			ns
t _{RST}	Pulse width at $\overline{\text{RST}}$ for resetting fault latch	800			ns
T _A	Ambient temperature	-40	25	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DW (SOIC)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	99.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	48.5	
R _{θJB}	Junction-to-board thermal resistance	56.5	
ψ _{JT}	Junction-to-top characterization parameter	29.2	
ψ _{JB}	Junction-to-board characterization parameter	56.5	

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Power Rating

		VALUE	UNIT
P_D	Maximum power dissipation ⁽¹⁾	1255	mW
P_{ID}	Maximum input power dissipation	175	
P_{OD}	Maximum output power dissipation	1080	

- (1) Full chip power dissipation is de-rated 10.04 mW/°C beyond 25°C ambient temperature. At 125°C ambient temperature, a maximum of 251 mW total power dissipation is allowed. Power dissipation can be optimized depending on ambient temperature and board design, while ensuring that Junction temperature does not exceed 150°C.

7.6 Insulation Characteristics

PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
CLR External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm
CPG External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI Distance through the insulation	Minimum internal gap (internal clearance)	>21	µm
CTI Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112;	>600	V
Material Group	According to IEC 60664-1; UL 746A	I	
Overvoltage category (according to IEC 60664-1)	Rated Mains Voltage ≤ 300 V _{RMS}	I-IV	
	Rated Mains Voltage ≤ 600 V _{RMS}	I-III	
	Rated Mains Voltage ≤ 1000 V _{RMS}	I-II	
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12⁽²⁾			
V_{IORM} Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1420	V _{PK}
V_{IOWM} Maximum isolation working voltage	AC voltage. Time dependent dielectric breakdown (TDDB) Test, see Figure 1	1000	V _{RMS}
	DC voltage	1420	V _{DC}
V_{IOTM} Maximum Transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 sec (qualification), t = 1 sec (100% production)	8000	V _{PK}
V_{IOSM} Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 V_{PK}$ (qualification) ⁽³⁾	6250	
Q_{pd} Apparent charge ⁽⁴⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM} = 1704 V_{PK}$, $t_m = 10$ s	≤5	pC
	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 2272 V_{PK}$, $t_m = 10$ s	≤5	
	Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 2663 V_{PK}$, $t_m = 10$ s	≤5	
R_{IO} Isolation resistance, input to output ⁽⁵⁾	$V_{IO} = 500$ V, $T_A = 25^\circ\text{C}$	> 10^{12}	Ω
	$V_{IO} = 500$ V, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	> 10^{11}	Ω
	$V_{IO} = 500$ V at $T_S = 150^\circ\text{C}$	> 10^9	Ω
C_{IO} Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.4 \times \sin(2\pi ft)$, f = 1 MHz	1	pF
Pollution degree		2	
UL 1577			
V_{ISO} Withstanding Isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 sec (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6840 V_{RMS}$, t = 1 sec (100% production)	5700	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

7.7 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety input, output or supply current	$\theta_{JA} = 99.6^{\circ}\text{C/W}$, $V_I = 3.6\text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			349	mA
	$\theta_{JA} = 99.6^{\circ}\text{C/W}$, $V_I = 5.5\text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			228	
	$\theta_{JA} = 99.6^{\circ}\text{C/W}$, $V_I = 15\text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			84	
	$\theta_{JA} = 99.6^{\circ}\text{C/W}$, $V_I = 30\text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			42	
P _S Safety input, output, or total power	$\theta_{JA} = 99.6^{\circ}\text{C/W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			1255 ⁽¹⁾	
T _S Maximum ambient safety temperature				150	°C

(1) Input, output, or the sum of input and output power should not exceed this value

7.8 Safety-Related Certifications

over operating free-air temperature range (unless otherwise noted)

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Plan to certify under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013
Reinforced Insulation Maximum transient isolation voltage, 8000 V _{PK} ; Maximum surge isolation voltage, 6250 V _{PK} ; Maximum repetitive peak isolation voltage, 1420 V _{PK}	Isolation Rating of 5700 V _{RMS} ; Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 (2nd Ed.), 800 V _{RMS} max working voltage (pollution degree 2, material group I) ; 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V _{RMS} (354 V _{PK}) max working voltage	Single Protection, 5700 V _{RMS} (1)	Reinforced Insulation, Altitude ≤ 5000m, Tropical climate, 400 V _{RMS} maximum working voltage	5700 V _{RMS} Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V _{RMS} 5700 V _{RMS} Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 800 V _{RMS}
Certification completed Certificate number: 40040142	Certification planned	Certification completed File number: E181974	Certification completed Certificate number: CQC16001141761	Certification completed Client ID number: 77311

(1) Production tested ≥ 6840 V_{RMS} for 1 second in accordance with UL 1577.

The safety-limiting constraint is the absolute-maximum junction temperature specified in the [Absolute Maximum Ratings](#) table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed in the High-K Test Board for Leaded Surface-Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

7.9 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25^\circ\text{C}$, $V_{CC1} = 5\text{ V}$, $V_{CC2} - \text{GND2} = 15\text{ V}$, $\text{GND2} - V_{EE2} = 8\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE SUPPLY						
$V_{IT+}(UVLO1)$	Positive-going UVLO1 threshold voltage input side ($V_{CC1} - \text{GND1}$)				2.25	V
$V_{IT-}(UVLO1)$	Negative-going UVLO1 threshold voltage input side ($V_{CC1} - \text{GND1}$)		1.7			V
$V_{HYS}(UVLO1)$	UVLO1 Hysteresis voltage ($V_{IT+} - V_{IT-}$) input side			0.24		V
$V_{IT+}(UVLO2)$	Positive-going UVLO2 threshold voltage output side ($V_{CC2} - \text{GND2}$)			12	13	V
$V_{IT-}(UVLO2)$	Negative-going UVLO2 threshold voltage output side ($V_{CC2} - \text{GND2}$)		9.5	11		V
$V_{HYS}(UVLO2)$	UVLO2 Hysteresis voltage ($V_{IT+} - V_{IT-}$) output side			1		V
I_{Q1}	Input supply quiescent current			2.8	4.5	mA
I_{Q2}	Output supply quiescent current			3.6	6	mA
LOGIC I/O						
$V_{IT+}(IN,RST)$	Positive-going input threshold voltage ($IN+$, $IN-$, RST)				$0.7 \times V_{CC1}$	V
$V_{IT-}(IN,RST)$	Negative-going input threshold voltage ($IN+$, $IN-$, RST)		$0.3 \times V_{CC1}$			V
$V_{HYS}(IN,RST)$	Input hysteresis voltage ($IN+$, $IN-$, RST)			$0.15 \times V_{CC1}$		V
I_{IH}	High-level input leakage at ($IN+$) ⁽¹⁾	$IN+ = V_{CC1}$		100		μA
I_{IL}	Low-level input leakage at ($IN-$, RST) ⁽²⁾	$IN- = \text{GND1}$, $RST = \text{GND1}$		-100		μA
I_{PU}	Pull-up current of \overline{FLT} , RDY	$V_{(RDY)} = \text{GND1}$, $V_{(FLT)} = \text{GND1}$		100		μA
V_{OL}	Low-level output voltage at \overline{FLT} , RDY	$I_{(FLT)} = 5\text{ mA}$			0.2	V
GATE DRIVER STAGE						
$V_{(OUTPD)}$	Active output pull-down voltage	$I_{OUT} = 200\text{ mA}$, $V_{CC2} = \text{open}$			2	V
$V_{(OUTH)}$	High-level output voltage	$I_{OUT} = -20\text{ mA}$	$V_{CC2} - 0.5$	$V_{CC2} - 0.24$		V
$V_{(OUTL)}$	Low-level output voltage	$I_{OUT} = 20\text{ mA}$		$V_{EE2} + 13$	$V_{EE2} + 50$	mV
$I_{(OUTH)}$	High-level output peak current	$IN+ = \text{high}$, $IN- = \text{low}$, $V_{OUT} = V_{CC2} - 15\text{ V}$	1.5	2.5		A
$I_{(OUTL)}$	Low-level output peak current	$IN+ = \text{low}$, $IN- = \text{high}$, $V_{OUT} = V_{EE2} + 15\text{ V}$	3.4	5		A
ACTIVE MILLER CLAMP						
$V_{(CLP)}$	Low-level clamp voltage	$I_{(CLP)} = 20\text{ mA}$		$V_{EE2} + 0.015$	$V_{EE2} + 0.08$	V
$I_{(CLP)}$	Low-level clamp current	$V_{(CLAMP)} = V_{EE2} + 2.5\text{ V}$	1.6	2.5		A
$V_{(CLTH)}$	Clamp threshold voltage		1.6	2.1	2.5	V
SHORT CIRCUIT CLAMPING						
$V_{(CLP_OUT)}$	Clamping voltage ($V_{OUT} - V_{CC2}$)	$IN+ = \text{high}$, $IN- = \text{low}$, $t_{CLP} = 10\text{ }\mu\text{s}$, $I_{(OUTH)} = 500\text{ mA}$		0.8	1.3	V
$V_{(CLP_CLAMP)}$	Clamping voltage ($V_{CLP} - V_{CC2}$)	$IN+ = \text{high}$, $IN- = \text{low}$, $t_{CLP} = 10\text{ }\mu\text{s}$, $I_{(CLP)} = 500\text{ mA}$		1.3		V
$V_{(CLP_CLAMP)}$	Clamping voltage at CLAMP	$IN+ = \text{High}$, $IN- = \text{Low}$, $I_{(CLP)} = 20\text{ mA}$		0.7	1.1	V
DESAT PROTECTION						
$I_{(CHG)}$	Blanking capacitor charge current	$V_{(DESAT)} - \text{GND2} = 2\text{ V}$	0.42	0.5	0.58	mA
$I_{(DCHG)}$	Blanking capacitor discharge current	$V_{(DESAT)} - \text{GND2} = 6\text{ V}$	9	14		mA
$V_{(DSTH)}$	DESAT threshold voltage with respect to GND2		8.3	9	9.5	V
$V_{(DSL)}$	DESAT voltage with respect to GND2, when OUT is driven low		0.4		1	V

(1) I_{IH} for $IN-$, RST pin is zero as they are pulled high internally.

(2) I_{IL} for $IN+$ is zero, as it is pulled low internally.


7.10 Switching Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25^\circ\text{C}$, $V_{CC1} = 5\text{ V}$, $V_{CC2} - \text{GND2} = 15\text{ V}$, $\text{GND2} - V_{EE2} = 8\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_r	Output signal rise time	$C_{\text{LOAD}} = 1\text{ nF}$, see Figure 38 , Figure 39 and Figure 40	12	20	35	ns	
t_f	Output signal fall time		12	20	37	ns	
$t_{\text{PLH}}, t_{\text{PHL}}$	Propagation Delay			76	110	ns	
$t_{\text{sk-p}}$	Pulse Skew $ t_{\text{PHL}} - t_{\text{PLH}} $				20	ns	
$t_{\text{sk-pp}}$	Part-to-part skew				30 ⁽¹⁾	ns	
t_{GF}	Glitch filter on IN+ , IN- , $\overline{\text{RST}}$			20	30	40	ns
$t_{\text{DESAT}} (10\%)$	DESAT sense to 10% OUT delay			300	415	500	ns
$t_{\text{DESAT}} (\text{GF})$	DESAT glitch filter delay				330		ns
$t_{\text{DESAT}} (\overline{\text{FLT}})$	DESAT sense to $\overline{\text{FLT}}$ -low delay		see Figure 40		2000	2420	ns
t_{LEB}	Leading edge blanking time		see Figure 38 and Figure 39	330	400	500	ns
$t_{\text{GF}}(\text{RSTFLT})$	Glitch filter on $\overline{\text{RST}}$ for resetting $\overline{\text{FLT}}$		300		800	ns	
C_i	Input capacitance ⁽²⁾	$V_i = V_{CC1}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{CC1} = 5\text{ V}$		2		pF	
CMTI	Common-mode transient immunity	$V_{\text{CM}} = 1500\text{ V}$, see Figure 41	50	100		kV/ μs	

- (1) Measured at same supply voltage and temperature condition
 (2) Measured from input pin to ground.

7.11 Safety and Insulation Characteristics Curves



T_A upto 150°C

Stress-voltage frequency = 60 Hz

Figure 1. Reinforced High-Voltage Capacitor Life Time Projection




Figure 2. Thermal Derating Curve for Safety Limiting Current per VDE










Figure 3. Thermal Derating Curve for Safety Limiting Power per VDE

7.12 Typical Characteristics




Typical Characteristics (continued)




$C_L = 1 \text{ nF}$ $R_G = 0 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$

Figure 9. Output Transient Waveform




$C_L = 1 \text{ nF}$ $R_G = 10 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$

Figure 10. Output Transient Waveform




$C_L = 10 \text{ nF}$ $R_G = 0 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$

Figure 11. Output Transient Waveform




$C_L = 10 \text{ nF}$ $R_G = 10 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$

Figure 12. Output Transient Waveform



$C_L = 100 \text{ nF}$ $R_G = 0 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$







Figure 13. Output Transient Waveform



$C_L = 100 \text{ nF}$ $R_G = 10 \Omega$
 $V_{CC2} - V_{EE2} = V_{CC2} - \text{GND2} = 20 \text{ V}$

Figure 14. Output Transient Waveform

Typical Characteristics (continued)



Typical Characteristics (continued)




Figure 21. I_{CC2} Supply Current vs Load Capacitance




Figure 22. V_{CC1} Propagation Delay vs Temperature




Figure 23. V_{CC2} Propagation Delay vs Temperature




Figure 24. Propagation Delay vs Load Capacitance




Figure 25. t_r Rise Time vs Load Capacitance




Figure 26. t_f Fall Time vs Load Capacitance

Typical Characteristics (continued)




Figure 27. t_r Rise Time vs Load Capacitance




Figure 28. t_f Fall Time vs Load Capacitance




Figure 29. Leading Edge Blanking Time With Temperature




Figure 30. DESAT Sense to V_{OUT} 10% Delay vs Temperature




Figure 31. DESAT Sense to $\overline{\text{FLT}}$ Low Delay vs Temperature




Figure 32. Reset to Fault Delay Across Temperature

Typical Characteristics (continued)




Figure 33. Miller Clamp Current vs Temperature




Figure 34. Active Pull Down Voltage vs Temperature




Figure 35. V_{CLP_CLAMP} - Short Circuit Clamp Voltage on Clamp Across Temperature




Figure 36. V_{OUT_CLAMP} - Short Circuit Clamp Voltage on OUT Across Temperature




Figure 37. Blanking Capacitor Charging Current vs Temperature

8 Parameter Measurement Information




Figure 38. OUT Propagation Delay, Non-Inverting Configuration




Figure 39. OUT Propagation Delay, Inverting Configuration

Parameter Measurement Information (continued)





Figure 40. DESAT, OUT, $\overline{\text{FLT}}$, $\overline{\text{RST}}$ Delay

ISO 5451 – Q1



Copyright © 2016, Texas Instruments Incorporated

Figure 41. Common-Mode Transient Immunity Test Circuit


9 Detailed Description

9.1 Overview

The ISO5451-Q1 is an isolated gate driver for IGBTs and MOSFETs. Input CMOS logic and output power stage are separated by a capacitive, silicon dioxide (SiO_2), isolation barrier.

The IO circuitry on the input side interfaces with a micro controller and consists of gate drive control and RESET ($\overline{\text{RST}}$) inputs, READY (RDY) and FAULT ($\overline{\text{FLT}}$) alarm outputs. The power stage consists of power transistors to supply 2.5-A pull-up and 5-A pull-down currents to drive the capacitive load of the external power transistors, as well as DESAT detection circuitry to monitor IGBT collector-emitter overvoltage under short circuit events. The capacitive isolation core consists of transmit circuitry to couple signals across the capacitive isolation barrier, and receive circuitry to convert the resulting low-swing signals into CMOS levels. The ISO5451-Q1 also contains under voltage lockout circuitry to prevent insufficient gate drive to the external IGBT, and active output pull-down feature which ensures that the gate-driver output is held low, if the output supply voltage is absent. The ISO5451-Q1 also has an active Miller clamp function which can be used to prevent parasitic turn-on of the external power transistor, due to Miller effect, for unipolar supply operation.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Supply and active Miller clamp

The ISO5451-Q1 supports both bipolar and unipolar power supply with active Miller clamp.

For operation with bipolar supplies, the IGBT is turned off with a negative voltage on its gate with respect to its emitter. This prevents the IGBT from unintentionally turning on because of current induced from its collector to its gate due to Miller effect. In this condition it is not necessary to connect CLAMP output of the gate driver to the IGBT gate, but connecting CLAMP output of the gate driver to the IGBT gate is also not an issue. Typical values of V_{CC2} and V_{EE2} for bipolar operation are 15 V and -8 V with respect to GND2.

For operation with unipolar supply, typically, V_{CC2} is connected to 15 V with respect to GND2, and V_{EE2} is connected to GND2. In this use case, the IGBT can turn-on due to additional charge from IGBT Miller capacitance caused by a high voltage slew rate transition on the IGBT collector. To prevent IGBT to turn on, the CLAMP pin is connected to IGBT gate and Miller current is sunk through a low impedance CLAMP transistor.

Miller CLAMP is designed for miller current up to 2 A. When the IGBT is turned-off and the gate voltage transitions below 2 V the CLAMP current output is activated.

9.3.2 Active Output Pull-down

The Active output pull-down feature ensures that the IGBT gate OUT is clamped to V_{EE2} to ensure safe IGBT off-state when the output side is not connected to the power supply.

9.3.3 Undervoltage Lockout (UVLO) with Ready (RDY) Pin Indication Output

Undervoltage Lockout (UVLO) ensures correct switching of IGBT. The IGBT is turned-off, if the supply V_{CC1} drops below $V_{IT-(UVLO1)}$, irrespective of IN+, IN- and RST input till V_{CC1} goes above $V_{IT+(UVLO1)}$.

In similar manner, the IGBT is turned-off, if the supply V_{CC2} drops below $V_{IT-(UVLO2)}$, irrespective of IN+, IN- and RST input till V_{CC2} goes above $V_{IT+(UVLO2)}$.

Ready (RDY) pin indicates status of input and output side Under Voltage Lock-Out (UVLO) internal protection feature. If either side of device have insufficient supply (V_{CC1} or V_{CC2}), the RDY pin output goes low; otherwise, RDY pin also serves as an indication to the micro-controller that the device is ready for operation.

9.3.4 Fault (\overline{FLT}) and Reset (\overline{RST})

During IGBT overload condition, to report desaturation error \overline{FLT} goes low. If \overline{RST} is held low for the specified duration, \overline{FLT} is cleared at rising edge of \overline{RST} . \overline{RST} has an internal filter to reject noise and glitches. By asserting \overline{RST} for at-least the specified minimum duration, device input logic can be enabled or disabled.

9.3.5 Short Circuit Clamp

Under short circuit events it is possible that currents are induced back into the gate-driver OUT and CLAMP pins due to parasitic Miller capacitance between the IGBT collector and gate terminals. Internal protection diodes on OUT and CLAMP help to sink these currents while clamping the voltages on these pins to values slightly higher than the output side supply.

9.4 Device Functional Modes

In ISO5451-Q1 OUT to follow IN+ in normal functional mode, $\overline{\text{RST}}$ and RDY needs to be in high state.

Table 1. Function Table⁽¹⁾

V _{CC1}	V _{CC2}	IN+	IN-	$\overline{\text{RST}}$	RDY	OUT
PU	PD	X	X	X	Low	Low
PD	PU	X	X	X	Low	Low
PU	PU	X	X	Low	High	Low
PU	Open	X	X	X	Low	Low
PU	PU	Low	X	X	High	Low
PU	PU	X	High	X	High	Low
PU	PU	High	Low	High	High	High

(1) PU: Power Up ($V_{CC1} \geq 2.25\text{-V}$, $V_{CC2} \geq 13\text{-V}$), PD: Power Down ($V_{CC1} \leq 1.7\text{-V}$, $V_{CC2} \leq 9.5\text{-V}$), X: Irrelevant

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The ISO5451-Q1 is an isolated gate driver for power semiconductor devices such as IGBTs and MOSFETs. It is intended for use in applications such as motor control, industrial inverters and switched mode power supplies. In these applications, sophisticated PWM control signals are required to turn the power devices on and off, which at the system level eventually may determine, for example, the speed, position, and torque of the motor or the output voltage, frequency and phase of the inverter. These control signals are usually the outputs of a micro controller, and are at low voltage levels such as 3.3-V or 5-V. The gate controls required by the MOSFETs and IGBTs, on the other hand, are in the range of 30-V (using Unipolar Output Supply) to 15-V (using Bipolar Output Supply), and need high current capability to be able to drive the large capacitive loads offered by those power transistors. Not only that, the gate drive needs to be applied with reference to the Emitter of the IGBT (Source for MOSFET), and by construction, the Emitter node in a gate drive system may swing between 0 to the DC bus voltage, that can be several 100s of volts in magnitude.

The ISO5451-Q1 is thus used to level shift the incoming 3.3-V and 5-V control signals from the microcontroller to the 30-V (using Unipolar Output Supply) to 15-V (using Bipolar Output Supply) drive required by the power transistors while ensuring high-voltage isolation between the driver side and the microcontroller side.

10.2 Typical Applications

Figure 42 shows the typical application of a three-phase inverter using six ISO5451-Q1 isolated gate drivers. Three-phase inverters are used for variable-frequency drives to control the operating speed and torque of AC motors and for high power applications such as High-Voltage DC (HVDC) power transmission.

The basic three-phase inverter consists of six power switches, and each switch is driven by one ISO5451-Q1. The switches are driven on and off at high switching frequency with specific patterns that to converter dc bus voltage to three-phase AC voltages.




Figure 42. Typical Motor Drive Application

10.2.2.2 \overline{FLT} and RDY Pin Circuitry

There is 50k pull-up resistor internally on \overline{FLT} and RDY pins. The \overline{FLT} and RDY pin is an open-drain output. A 10-k Ω pull-up resistor can be used to make it faster rise and to provide logic high when \overline{FLT} and RDY is inactive, as shown in Figure 45.

Fast common mode transients can inject noise and glitches on \overline{FLT} and RDY pins due to parasitic coupling. This is dependent on board layout. If required, additional capacitance (100 pF to 300 pF) can be included on the \overline{FLT} and RDY pins.




Figure 45. \overline{FLT} and RDY Pin Circuitry for High CMTI


10.2.2.3 Driving the Control Inputs

The amount of common-mode transient immunity (CMTI) can be curtailed by the capacitive coupling from the high-voltage output circuit to the low-voltage input side of the ISO5451-Q1. For maximum CMTI performance, the digital control inputs, IN+ and IN-, must be actively driven by standard CMOS, push-pull drive circuits. This type of low-impedance signal source provides active drive signals that prevent unwanted switching of the ISO5451-Q1 output under extreme common-mode transient conditions. Passive drive circuits, such as open-drain configurations using pull-up resistors, must be avoided. There is a 20 ns glitch filter which can filter a glitch up to 20 ns on IN+ or IN-.

10.2.2.6 Auto-Reset

In this case, the gate control signal at IN+ is also applied to the $\overline{\text{RST}}$ input to reset the fault latch every switching cycle. Incorrect RST makes output go low. A fault condition, however, the gate driver remains in the latched fault state until the gate control signal changes to the 'gate low' state and resets the fault latch.

If the gate control signal is a continuous PWM signal, the fault latch will always be reset before IN+ goes high again. This configuration protects the IGBT on a cycle by cycle basis and automatically resets before the next 'on' cycle.



Copyright © 2016, Texas Instruments Incorporated

Figure 48. Auto Reset for Non-inverting and Inverting Input Configuration

10.2.2.7 DESAT Pin Protection

Switching inductive loads causes large instantaneous forward voltage transients across the freewheeling diodes of IGBTs. These transients result in large negative voltage spikes on the DESAT pin which draw substantial current out of the device. To limit this current below damaging levels, a 100-Ω to 1-kΩ resistor is connected in series with the DESAT diode.

Further protection is possible through an optional Schottky diode, whose low forward voltage assures clamping of the DESAT input to GND2 potential at low voltage levels.




Figure 49. DESAT Pin Protection with Series Resistor and Schottky Diode

10.2.2.8 DESAT Diode and DESAT Threshold

The DESAT diode’s function is to conduct forward current, allowing sensing of the IGBT’s saturated collector-to-emitter voltage, $V_{(CESAT)}$, (when the IGBT is "on") and to block high voltages (when the IGBT is "off"). During the short transition time when the IGBT is switching, there is commonly a high dV_{CE}/dt voltage ramp rate across the IGBT. This results in a charging current $I_{(CHARGE)} = C_{(D-DESAT)} \times dV_{CE}/dt$, charging the blanking capacitor. $C_{(D-DESAT)}$ is the diode capacitance at DESAT.

To minimize this current and avoid false DESAT triggering, fast switching diodes with low capacitance are recommended. As the diode capacitance builds a voltage divider with the blanking capacitor, large collector voltage transients appear at DESAT attenuated by the ratio of $1 + C_{(BLANK)} / C_{(D-DESAT)}$.

Because the sum of the DESAT diode forward-voltage and the IGBT collector-emitter voltage make up the voltage at the DESAT-pin, $V_F + V_{CE} = V_{(DESAT)}$, the V_{CE} level, which triggers a fault condition, can be modified by adding multiple DESAT diodes in series: $V_{CE-FAULT(TH)} = 9 V - n \times VF$ (where n is the number of DESAT diodes).

When using two diodes instead of one, diodes with half the required maximum reverse-voltage rating may be chosen.

10.2.2.9 Determining the Maximum Available, Dynamic Output Power, P_{OD-max}

The ISO5451-Q1 maximum allowed total power consumption of $P_D = 251$ mW consists of the total input power, P_{ID} , the total output power, P_{OD} , and the output power under load, P_{OL} :

$$P_D = P_{ID} + P_{OD} + P_{OL} \tag{1}$$

With:

$$P_{ID} = V_{CC1-max} \times I_{CC1-max} = 5.5 \text{ V} \times 4.5 \text{ mA} = 24.75 \text{ mW} \tag{2}$$

and:

$$P_{OD} = (V_{CC2} - V_{EE2}) \times I_{CC2-max} = (15\text{V} - (-8\text{V})) \times 6 \text{ mA} = 138 \text{ mW} \tag{3}$$

then:

$$P_{OL} = P_D - P_{ID} - P_{OD} = 251 \text{ mW} - 24.75 \text{ mW} - 138 \text{ mW} = 88.25 \text{ mW} \tag{4}$$


In comparison to P_{OL} , the actual dynamic output power under worst case condition, P_{OL-WC} , depends on a variety of parameters:

$$P_{OL-WC} = 0.5 \times f_{INP} \times Q_G \times (V_{CC2} - V_{EE2}) \times \left(\frac{r_{on-max}}{r_{on-max} + R_G} + \frac{r_{off-max}}{r_{off-max} + R_G} \right)$$

where

- f_{INP} = signal frequency at the control input IN+
 - Q_G = power device gate charge
 - V_{CC2} = positive output supply with respect to GND2
 - V_{EE2} = negative output supply with respect to GND2
 - r_{on-max} = worst case output resistance in the on-state: 4Ω
 - $r_{off-max}$ = worst case output resistance in the off-state: 2.5Ω
 - R_G = gate resistor
- (5)

Once R_G is determined, Equation 5 is to be used to verify whether $P_{OL-WC} < P_{OL}$. Figure 50 shows a simplified output stage model for calculating P_{OL-WC} .



Copyright © 2016, Texas Instruments Incorporated

Figure 50. Simplified Output Model for Calculating P_{OL-WC}

10.2.2.10 Example

This examples considers an IGBT drive with the following parameters:

$$I_{ON-PK} = 2 \text{ A}, Q_G = 650 \text{ nC}, f_{INP} = 20 \text{ kHz}, V_{CC2} = 15\text{V}, V_{EE2} = -8 \text{ V} \quad (6)$$

Apply the value of the gate resistor $R_G = 10 \Omega$.

Then, calculating the worst-case output power consumption as a function of R_G , using [Equation 5](#) r_{on-max} = worst case output resistance in the on-state: 4Ω , $r_{off-max}$ = worst case output resistance in the off-state: 2.5Ω , R_G = gate resistor yields

$$P_{OL-WC} = 0.5 \times 20 \text{ kHz} \times 650 \text{ nC} \times (15 \text{ V} - (-8 \text{ V})) \times \left(\frac{4 \Omega}{4 \Omega + 10 \Omega} + \frac{2.5 \Omega}{2.5 \Omega + 10 \Omega} \right) = 72.61 \text{ mW} \quad (7)$$

Because $P_{OL-WC} = 72.61 \text{ mW}$ is below the calculated maximum of $P_{OL} = 88.25 \text{ mW}$, the resistor value of $R_G = 10 \Omega$ is suitable for this application.

10.2.2.11 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the npn/pnp buffer shown in Figure 51) may be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for currents up to 8 A, the D44VH10/ D45VH10 pair for up to 15 A maximum.






Figure 51. Current Buffer for Increased Drive Current

10.2.3 Application Curve



11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- μF bypass capacitor is recommended at input supply pin V_{CC1} and 1- μF bypass capacitor is recommended at output supply pin V_{CC2} . The capacitors should be placed as close to the supply pins as possible. Recommended placement of capacitors needs to be 2-mm maximum from input and output power supply pin (V_{CC1} and V_{CC2}).

12 Layout

12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 54](#)). Layer stacking should be in the following order (top-to-bottom): high-current or sensitive signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-current or sensitive traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the gate driver and the microcontroller and power transistors. Gate driver control input, Gate driver output OUT and DESAT should be routed in the top layer.
- Placing a solid ground plane next to the sensitive signal layer provides an excellent low-inductance path for the return current flow. On the driver side, use GND2 as the ground plane.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch². On the gate-driver V_{EE2} and V_{CC2} can be used as power planes. They can share the same layer on the PCB as long as they are not connected together.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

For more detailed layout recommendations, including placement of capacitors, impact of vias, reference planes, routing etc. see Application Note [SLLA284](#), *Digital Isolator Design Guide*.

12.2 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

12.3 Layout Example




Figure 54. Recommended Layer Stack

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

関連資料については、以下をを参照してください:

- 『ISO5851評価モジュール(EVM)ユーザー・ガイド』、[SLLU218](#)
- 『デジタル・アイソレータ設計ガイド』、[SLLA284](#)
- 『絶縁の用語集』([SLLA353](#))

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報


以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO5451QDWQ1	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	ISO5451Q
ISO5451QDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO5451Q
ISO5451QDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO5451Q

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO5451-Q1 :

- Catalog : [ISO5451](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月