

LDC1001 インダクタンス-デジタル・コンバータ

1 特長

- 磁石を使用しない動作
- サブミクロン単位の精度
- コイルの設計により検出範囲を調整可能
- システム・コストを削減
- 離れた場所にセンサを配置可能 (過酷な環境から LDC を隔離)
- 非接触動作による高い耐久性
- 周囲からの干渉 (埃、塵、水、油など) に対する非感受性
- 電源電圧、アナログ : 4.75V~5.25V
- 電源電圧、I/O : 1.8V~5.25V
- 消費電流 (LC タンクなし) : 1.7mA
- R_p 分解能 : 16 ビット
- L 分解能 : 24 ビット
- LC 周波数範囲 : 5kHz~5MHz

2 アプリケーション

- タッチボタン
- 角度位置検出
- 直線位置検出
- 金属の近接検出

3 概要

LDC1001 デバイスは、並列抵抗 (R_p) およびインダクタンス (L) 測定用に設計された、4.75V~5.25V 動作のインダクタンス-デジタル・コンバータです。誘導性センシング技術により、車載用および産業用アプリケーションにおいて、金属製ターゲットの直線位置または角度位置を正確に測定できます。

誘導性センシングは、埃、塵、油、湿気が存在する環境で導電性ターゲットを高分解能で検出できる非接触式短距離センシング技術です。この技術は、過酷環境の用途で使用できます。

LDC1001 システムは、誘導型センサ (通常は PCB コイル) と導電性ターゲットで構成されます。


LDC1001 は 16 ピンの WSON パッケージで供給され、複数の動作モードを備えています。シリアル・ペリフェラル・インターフェイス (SPI) を備えているため MCU と簡単に接続できます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
LDC1001	WSON (16)	5.00mmx4.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

軸方向距離検出アプリケーション



目次


1	特長	1	7.4	Device Functional Modes	12
2	アプリケーション	1	7.5	Programming	15
3	概要	1	7.6	Register Maps	17
4	改訂履歴	2	8	Application and Implementation	24
5	Pin Configuration and Functions	3	8.1	Application Information	24
6	Specifications	4	8.2	Typical Application	25
6.1	Absolute Maximum Ratings	4	9	Power Supply Recommendations	28
6.2	ESD Ratings	4	10	Layout	28
6.3	Recommended Operating Condition	4	10.1	Layout Guidelines	28
6.4	Thermal Information	4	10.2	Layout Example	29
6.5	Electrical Characteristics	5	11	デバイスおよびドキュメントのサポート	30
6.6	Timing Requirements	6	11.1	ドキュメントのサポート	30
6.7	Typical Characteristics	7	11.2	サポート・リソース	30
7	Detailed Description	8	11.3	商標	30
7.1	Overview	8	11.4	静電気放電に関する注意事項	30
7.2	Functional Block Diagram	8	11.5	Glossary	30
7.3	Feature Description	8	12	メカニカル、パッケージ、および注文情報	30

4 改訂履歴

日付	バージョン	注
2019年11月	*	初版

5 Pin Configuration and Functions

**NHR Package
16-Pin WSON
Top View**



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	SCLK	DI	SPI clock input. SCLK is used to clock-out/clock-in the data from/into the chip.
2	CSB	DI	SPI CSB. Multiple devices can be connected on the same SPI bus with each device having a dedicated CSB connection to the MCU so that each device can be uniquely selected.
3	SDI	DI	SPI Slave Data In (Master Out Slave In). This should be connected to the Master Out Slave In of the master.
4	VIO	P	Digital IO Supply
6	DGND	P	Digital ground
5	SDO	DO	SPI Slave Data Out (Master In Slave Out). This pin is high-Z when CSB is high.
7	CFB	A	LDC filter capacitor
8	CFA	A	LDC filter capacitor
9	INA	A	External LC Tank. Connected to external LC tank
10	INB	A	External LC Tank. Connected to external LC tank
11	GND	P	Analog ground
12	VDD	P	Analog supply
13	CLDO	A	LDO bypass capacitor. A 56-nF capacitor should be connected from this pin to GND.
14	TBCLK	DI/A	External time-base clock
15	NC	NC	This pin should be left floating.
16	INTB	DO	Configurable interrupt output.
—	DAP	P	Connect to GND for improved thermal performance. ⁽²⁾

(1) DO: Digital Output, DI: Digital Input, P: Power, A: Analog

(2) There is an internal electrical connection between the exposed Die Attach Pad (DAP) and the GND pin of the device. Although the DAP can be left floating, for best performance the DAP should be connected to the same potential as the device's GND pin. Do not use the DAP as the primary ground for the device. The device GND pin must always be connected to ground.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Analog supply voltage ($V_{DD} - GND$)		6	V
IO supply voltage ($V_{IO} - GND$)		6	V
Voltage on any analog pin	-0.3	$V_{DD} + 0.3$	V
Voltage on any digital pin	-0.3	$V_{IO} + 0.3$	V
Input current on INA and INB		8	mA
Junction temperature, T_J ⁽²⁾		150	°C
Storage temperature, T_{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is $P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB. The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Condition

	MIN	MAX	UNIT
Analog Supply Voltage ($V_{DD} - GND$)	4.75	5.25	V
IO Supply Voltage ($V_{IO} - GND$)	1.8	5.25	V
$V_{DD} - V_{IO}$	≥0		V
Operating Temperature, T_A	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LDC1001	UNIT
	NHR (WSON)	
	16 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance ⁽²⁾	28	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report (SPRA953).
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is $P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB. The package thermal impedance is calculated in accordance with JESD 51-7.

6.5 Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_A = T_J = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{IO} = 3.3\text{ V}^{(1)(2)}$

PARAMETER		TEST CONDITIONS	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
POWER						
V_{DD}	Analog supply voltage		4.75	5	5.25	V
V_{IO}	IO supply voltage	$V_{IO} \leq V_{DD}$	1.8	3.3	5.25	V
I_{DD}	Supply current on VDD pin	PWR_MODE = 1, no sensor connected		1.7	2.3	mA
I_{VIO}	IO supply current	Static current			14	μA
I_{DD_LP}	Standby mode supply current on VDD pin	PWR_MODE = 0, no sensor connected		250		μA
t_{START}	Start-up time	From POR to ready-to-convert.		2		ms
LDC						
f_{SENSOR_MIN}	Minimum sensor frequency			5		kHz
f_{SENSOR_MAX}	Maximum sensor frequency			5		MHz
A_{SENSOR_MIN}	Minimum sensor amplitude			1		V_{PP}
A_{SENSOR_MAX}	Maximum sensor amplitude			4		V_{PP}
t_{REC}	Recovery time	Oscillation start-up time after R_P under-range condition		10		$1/f_{sensor}$
R_{P_MIN}	Minimum sensor R_P range			798		Ω
R_{P_MAX}	Maximum sensor R_P range			3.93		M Ω
R_{P_RES}	R_P measurement resolution			16		Bits
L Res	Inductance measurement resolution	RESPONSE_TIME = b111 (6144), $f_{EXT} = 8\text{ MHz}$, $f_{SENSOR} = 5\text{ kHz}$		24		Bits
t_{S_MIN}	Minimum response time	Minimum programmable settling time of digital filter		$192/f_{SE_NSOR}$		s
t_{S_MAX}	Maximum response time	Maximum programmable settling time of digital filter		$6144/f_{S_ENSOR}$		s
EXTERNAL CLOCK FOR FREQUENCY COUNTER						
External Clock	Frequency				8	MHz
	Clock input high voltage				V_{IO}	V
DIGITAL I/O CHARACTERISTICS						
V_{IH}	Logic 1 input voltage		$0.8 \times V_{IO}$			V
V_{IL}	Logic 0 input voltage				$0.2 \times V_{IO}$	V
V_{OH}	Logic 1 output voltage	$I_{SOURCE} = 400\ \mu\text{A}$		$V_{IO}-0.3$		V
V_{OL}	Logic 0 output voltage	$I_{SINK} = 400\ \mu\text{A}$			0.3	V
I_{IOHL}	Digital IO leakage current		-500		500	nA

- (1) *Electrical Characteristics* table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. *Absolute Maximum Ratings* indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is $P_{DMAX} = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB. The package thermal impedance is calculated in accordance with JESD 51-7.
- (3) Limits are specified by testing, design, or statistical analysis at 25°C . Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (4) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

6.6 Timing Requirements

Unless otherwise noted, all limits specified at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{IO} = 3.3\text{ V}$, 10-pF capacitive load in parallel with a 10-k Ω load on SDO. Specified by design; not production tested.

			MIN	NOM	MAX	UNIT
f_{SCLK}	Serial clock frequency				4	MHz
t_{PH}	SCLK pulse width high	$f_{\text{SCLK}} = 4\text{ MHz}$	$0.4 / f_{\text{SCLK}}$			s
t_{PL}	SCLK pulse width low	$f_{\text{SCLK}} = 4\text{ MHz}$	$0.4 / f_{\text{SCLK}}$			s
t_{SU}	SDI setup time		10			ns
t_{H}	SDI hold time		10			ns
t_{ODZ}	SDO driven-to-tristate time	Measured at 10% / 90% point			20	ns
t_{OZD}	SDO tristate-to-driven time	Measured at 10% / 90% point			20	ns
t_{OD}	SDO output delay time				20	ns
t_{CSS}	CSB setup time		20			ns
t_{CSH}	CSB hold time		20			ns
t_{IAG}	Inter-access gap		100			ns
t_{DRDYB}	Data ready pulse width	Data ready pulse at every 1 / ODR if no data is read		$1 / f_{\text{sensor}}$		s




Figure 1. Write Timing Diagram





Figure 2. Read Timing Diagram

6.7 Typical Characteristics



7 Detailed Description

7.1 Overview


The LDC1001 is an Inductance-to-Digital Converter that measures the parallel impedance of an LC resonator. The device accomplishes this task by regulating the oscillation amplitude in a closed-loop configuration to a constant level, while monitoring the energy dissipated by the resonator. By monitoring the amount of power injected into the resonator, the LDC1001 can determine the value of R_p . When the value is determined, the device returns this as a digital value which is inversely proportional to R_p .

The threshold detector block provides a comparator with hysteresis. With the threshold registers programmed and comparator enabled, proximity data register is compared with threshold registers and INTB pin indicates the output.

The device has a simple 4-wire SPI interface. The INTB pin provides multiple functions which are programmable with SPI.

The device has separate analog and I/O supplies. The analog supply operates at 5 V and the I/O operates at 1.8 to 5 V. The integrated LDO requires a 56-nF capacitor connected from the CLDO pin to GND.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Inductive Sensing

An AC current flowing through an inductor will generate an AC magnetic field. If a conductive material, such as a metal target, is brought into the vicinity of the coil, this magnetic field will induce circulating currents (eddy currents) on the surface of the target. These eddy currents are a function of the distance, size, and composition of the target. The eddy currents then generate their own magnetic field, which opposes the original field generated by the coil. This mechanism is best compared to a transformer, where the coil is the primary core and the eddy current is the secondary core. The inductive coupling between both cores depends on distance and shape. Hence the resistance and inductance of the secondary core (eddy current), shows up as a distant dependent resistive and inductive component on the primary side (coil). [Figure 5](#) and [Figure 8](#) show a simplified circuit model.

Feature Description (continued)




Figure 5. Inductor With a Metal Target

Eddy currents generated on the surface of the target can be modeled as a transformer as shown in Figure 6. The coupling between the primary and secondary coils is a function of the distance and the characteristics of the conductor. In Figure 6, the inductance L_S is the inductance of the coil, and R_S is the parasitic series resistance of the coil. The inductance $L(d)$, which is a function of sensor to target distance, d , is the coupled inductance of the metal target. Likewise, $R(d)$ is the parasitic resistance of the eddy currents and is also a function of distance.




Figure 6. Metal Target Modeled as L and R With Circulating Eddy Currents

Generating an alternating magnetic field with just an inductor will consume a large amount of power. This power consumption can be reduced by adding a parallel capacitor, turning it into a resonator as shown in Figure 7. In this manner the power consumption is reduced to the eddy and inductor losses $R_S + R(d)$ only.




Figure 7. LC Tank Connected to Oscillator

Feature Description (continued)

The LDC1001 doesn't measure the series resistance directly; instead it measures the equivalent parallel resonance impedance R_P (see [Figure 8](#)). This representation is equivalent to the one shown in [Figure 8](#), where the parallel resonance impedance $R_P(d)$ is given by [Equation 1](#):

$$R_P(d) = \frac{L_S + L(d)}{[R_S + R(d)] \times C} \quad (1)$$




Figure 8. Equivalent Resistance of R_S in Parallel With LC Tank

[Figure 9](#) shows the variation in R_P as a function of distance for a 14-mm diameter PCB coil (refer to the sensor characteristics in [Table 23](#)). The target in this example is a section of a 2-mm thick stainless steel disk.




Figure 9. Typical R_P vs Distance With 14-mm PCB Coil

7.3.2 Measuring R_P With LDC1001

The LDC1001 supports a wide range of LC combinations, with oscillation frequencies ranging from 5 kHz to 5 MHz and R_P ranging from 798 Ω to 3.93 M Ω . This range of R_P can be viewed as the maximum input range of an ADC. As shown in [Figure 9](#), the range of R_P is typically much smaller than the maximum input range supported by the LDC1001. To get better resolution in the desired sensing range, the LDC1001 offers a programmable input range through the R_{P_MIN} and R_{P_MAX} registers. Refer to [Calculation of \$R_{P_MIN}\$ and \$R_{P_MAX}\$](#) for information on setting these registers.

When the resonance impedance R_P of the sensor drops below the programmed R_{P_MIN} , the R_P output of the LDC will clip at its full scale output. This situation could, for example, happen when a target comes too close to the coil.

Feature Description (continued)




Figure 10. Transfer Characteristics of LDC1001 With $R_{P_MIN} = 16.160\text{ k}\Omega$ and $R_{P_MAX} = 48.481\text{ k}\Omega$

Use Equation 2 to calculate the resonance impedance from the digital output code:

$$R_P = \frac{R_{P_MAX} \times R_{P_MIN}}{[R_{P_MIN} \times (1 - Y)] + (R_{P_MAX} \times Y)}$$

Where:

- R_P = Measured sensor parallel resistance in $\text{k}\Omega$.
- R_{P_MIN} is the resistance (in $\text{k}\Omega$) selected in register 0x02
- R_{P_MAX} is the resistance (in $\text{k}\Omega$) selected in register 0x01
- $Y = \text{Proximity Data} \div 2^{15}$
- Proximity data is the LDC R_P output = (Contents of Register 0x22) $\times 2^8$ + (Contents of register 0x21). (2)

Example: If Proximity data (address 0x22:0x21) is 5000, R_{P_MIN} is 2.394 $\text{k}\Omega$, and R_{P_MAX} is 38.785 $\text{k}\Omega$, the resonance impedance is given by:

$$Y = 5000/2^{15} = 0.1526$$

$$R_P = (38785 \times 2394) \div (2394 \times (1 - 0.1526) + 38785 \times 0.1526) = (92851290 \div (2028.675 + 5918.591))$$

$$R_P = 11.683\text{ k}\Omega$$

7.3.3 Measuring Inductance With LDC1001

LDC1001 measures the sensor's frequency of oscillation using a frequency counter. The frequency counter timing is set by an external clock applied on TBCLK pin. The sensor frequency can be calculated from the frequency counter register value (see registers 0x23 through 0x25) in Equation 3:

$$f_{\text{SENSOR}} = \frac{f_{\text{EXT}} \times \text{RESPONSE_TIME}}{3 \times \text{FCOUNT}}$$

Where:

- f_{SENSOR} is the measured sensor frequency
- f_{EXT} is the frequency of the external clock.
- FCOUNT is the value obtained from the Frequency Counter Data registers (address 0x23,0x24,0x25).
- RESPONSE_TIME is the programmed response time (set in the LDC configuration register, address 0x04). (3)

Feature Description (continued)

Use [Equation 4](#) to determine the sensor inductance:

$$L = \frac{1}{C \times (2\pi \times f_{\text{SENSOR}})^2}$$

where

- C is the parallel sensor capacitance
- f_{SENSOR} is the sensor frequency calculated in [Equation 3](#) (4)

Example: If $f_{\text{EXT}} = 6\text{MHz}$, $\text{RESPONSE_TIME} = 6144$, $C = 100\text{ pF}$ and measured $F_{\text{count}} = 3000$ (dec) (address 0x23 through 0x25)

$$f_{\text{sensor}} = (1/3) \times (6000000/3000) \times (6144) = 4.096\text{ MHz}$$

Using the $f_{\text{sensor}} = 4.096\text{ MHz}$ example for [Equation 4](#), the sensor inductance $L = 15.098\text{ }\mu\text{H}$.

NOTE

The accuracy of a measurement largely depends upon the frequency of the external time-base clock (TBCLK). A higher frequency will provide better measurement accuracy. The maximum supported frequency is 8 MHz.

7.4 Device Functional Modes

7.4.1 Power Modes

The LDC1001 has two power modes:

- **Active Mode:** In this mode the LDC1001 is performing conversions. Changing any device configuration settings except `PWR_MODE` or `INTB_MODE` when the LDC1001 is in active mode is not recommended. This mode is selected when `PWR_MODE = 1`.
- **Standby Mode:** This is the default mode on device power up. In the mode the LDC1001 power consumption is lower than when in Active mode, however the LDC1001 is not performing conversions. The SPI of the device is enabled, and the device should be configured in this mode. This mode is selected when `PWR_MODE = 0`.

7.4.2 INTB Pin Modes

The INTB pin is a configurable output pin which can be used to drive an interrupt on an MCU. This mode is selected by setting `INTB_MODE`. The LDC1001 provides three different modes on INTB pin:

1. Comparator Mode
2. Wake-Up Mode
3. DRDY Mode

LDC1001 has a built-in High and Low trigger threshold which registers as a comparator with programmable hysteresis or a special mode which can be used to wake up an MCU.

Device Functional Modes (continued)

7.4.2.1 Comparator Mode

In the Comparator mode, the INTB pin is asserted or deasserted when the proximity register value increases above Threshold High or decreases below Threshold Low registers, respectively. In this mode, the LDC1001 essentially behaves as a proximity switch with programmable hysteresis.




Figure 11. Behavior of INTB Pin in Comparator Mode

7.4.2.2 Wake-Up Mode

In Wake-up mode, the INTB pin is asserted when proximity register value increases above Threshold High and deasserted when wake-up mode is disabled in INTB pin mode register.

This mode can be used to wake up an MCU that is in sleep mode to conserve power.




Figure 12. Behavior of INTB Pin in Wake-Up Mode

Device Functional Modes (continued)

7.4.2.3 DRDY Mode

In DRDY mode, the INTB pin is asserted every time the conversion data is available and deasserted once the read command on register 0x21 is registered internally; if the read is in progress, the pin is pulsed instead. TI recommends to configure this setting after PWR_MODE has been set to 1 (the LDC1001 is in Active Mode).




Figure 13. Behavior of INTB pin in DRDY Mode With SPI Extending Beyond Subsequent Conversions




Figure 14. Behavior of INTB Pin in DRDY Mode With SPI Reading the Data Within Subsequent Conversion

7.5 Programming

The LDC1001 uses a 4-wire SPI to access control and data registers. The LDC1001 is a SPI slave device and does not initiate any transactions.

7.5.1 SPI Description

A typical serial interface transaction begins with an 8-bit instruction, which is comprised of a read/write bit (MSB, R=1) and a 7-bit address of the register, followed by a Data field which is typically 8 bits. However, the data field can be extended to a multiple of 8 bits by providing sufficient SPI clocks. Refer to the [Extended SPI Transactions](#) section for more information.




Figure 15. Serial Interface Protocol

Each assertion of chip select bar (CSB) starts a new register access. The R/Wb bit in the command field configures the type of the access. A value of 0 indicates a write operation, and a value of 1 indicates a read operation. All output data is driven on the falling edge of the serial clock (SCLK), and all input data is sampled on the rising edge of the serial clock (SCLK). Data is written into the register on the rising edge of the 16th clock. It is required to deassert CSB after the 16th clock. Remember that if CSB is deasserted before the 16th clock, no data write will occur.

The LDC1001 utilizes a 4-wire SPI interface to access control and data registers. The LDC1001 is an SPI slave device and does not initiate any transactions.

7.5.1.1 Extended SPI Transactions

A SPI transaction may be extended to multiple registers by keeping the CSB asserted for more than 16 pulses on SCLK. In this mode, the register addresses increment automatically. CSB must remain asserted during $8 \cdot (1+N)$ clock cycles of SCLK, where N is the amount of bytes to write or read during the transaction.

During an extended read access, SDO outputs the register contents every 8 clock cycles after the initial 8 clocks of the command field. During an extended write access, the data is written to the registers every 8 clock cycles after the initial 8 clocks of the command field.

Extended transactions can be used to read 16 bits of proximity data and 24 bits of frequency data all in one SPI transaction by initiating a read from register 0x21.

Programming (continued)




Figure 16. Extended SPI Transaction

7.6 Register Maps

Table 1. Register Map⁽¹⁾⁽²⁾

REGISTER NAME	ADDRESS	TYPE ⁽³⁾	DEFAULT	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Device ID	0x00	RO	0x84	Device ID							
R _p _MAX	0x01	R/W	0x0E	R _p Maximum							
R _p _MIN	0x02	R/W	0x14	R _p Minimum							
Watchdog Timer Frequency	0x03	R/W	0x45	Min Sensor Frequency							
LDC Configuration	0x04	R/W	0x1B	Reserved (000)			Amplitude		RESPONSE_TIME		
Clock Configuration	0x05	R/W	0x01	Reserved (00'0000)						CLK_SEL	CLK_PD
Comparator Threshold High LSB	0x06	R/W	0xFF	Threshold High LSB							
Comparator Threshold High MSB	0x07	R/W	0xFF	Threshold High MSB							
Comparator Threshold Low LSB	0x08	R/W	0x00	Threshold Low LSB							
Comparator Threshold Low MSB	0x09	R/W	0x00	Threshold Low MSB							
INTB pin Configuration	0x0A	R/W	0x00	Reserved (0'0000)					INTB_MODE		
Power Configuration	0x0B	R/W	0x00	Reserved (000'0000)							PWR_MODE
Status	0x20	RO		OSC Dead	DRDY	Wake-up	Comparator	Don't Care			
Proximity	0x21	RO		Proximity Data[7:0] Data LSB							
Proximity	0x22	RO		Proximity Data [15:8] Data MSB							
Frequency Counter Data LSB	0x23	RO		FCOUNT LSB							
Frequency Counter Data Mid-Byte	0x24	RO		FCOUNT Mid Byte							
Frequency Counter Data MSB	0x25	RO		FCOUNT MSB							

(1) Values of register fields which are unused should be set to default values only.

(2) Registers 0x01 through 0x05 are Read Only when the part is awake (PWR_MODE bit is SET)

(3) R/W: Read/Write. RO: Read Only. WO: Write Only.

7.6.1 Register Description

7.6.1.1 Revision ID (Address = 0x00)

Table 2. Revision ID

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Revision ID	RO	0x80	RevisionID of Silicon.

7.6.1.2 R_P_MAX (Address = 0x01)

Table 3. R_P_MAX

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	R_P Maximum	R/W	0x0E	Maximum Sensor R_P that LDC1001 needs to measure. Configures the input dynamic range of LDC1001. See Table 4 for register settings.

Table 4. Register Settings for R_P_MAX

REGISTER SETTING	R_P MAXIMUM SENSOR DRIVE (k Ω)
0x00	3926.991
0x01	3141.593
0x02	2243.995
0x03	1745.329
0x04	1308.997
0x05	981.748
0x06	747.998
0x07	581.776
0x08	436.332
0x09	349.066
0x0A	249.333
0x0B	193.926
0x0C	145.444
0x0D	109.083
0x0E	83.111
0x0F	64.642
0x10	48.481
0x11	38.785
0x12	27.704
0x13	21.547
0x14	16.160
0x15	12.120
0x16	9.235
0x17	7.182
0x18	5.387
0x19	4.309
0x1A	3.078
0x1B	2.394
0x1C	1.796
0x1D	1.347
0x1E	1.026

Table 4. Register Settings for R_P_MAX (continued)

REGISTER SETTING	R _P MAXIMUM SENSOR DRIVE (kΩ)
0x1F	0.798

7.6.1.3 R_P_MIN (Address = 0x02)
Table 5. R_P_MIN

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	R _P Minimum	R/W	0x14	Minimum Sensor R _P that LDC1001 needs to measure. Configures the input dynamic range of LDC1001. See Table 6 for register settings. ⁽¹⁾

(1) This register needs a mandatory write as it defaults to 0x14.

Table 6. Register Settings for R_P_MIN

REGISTER SETTING	R _P MINIMUM SENSOR DRIVE (kΩ)
0x20	3926.991
0x21	3141.593
0x22	2243.995
0x23	1745.329
0x24	1308.997
0x25	981.748
0x26	747.998
0x27	581.776
0x28	436.332
0x29	349.066
0x2A	249.333
0x2B	193.926
0x2C	145.444
0x2D	109.083
0x2E	83.111
0x2F	64.642
0x30	48.481
0x31	38.785
0x32	27.704
0x33	21.547
0x34	16.160
0x35	12.120
0x36	9.235
0x37	7.182
0x38	5.387
0x39	4.309
0x3A	3.078
0x3B	2.394
0x3C	1.796
0x3D	1.347
0x3E	1.026
0x3F	0.798

7.6.1.4 Watchdog Timer Frequency (Address = 0x03)
Table 7. Watchdog Timer Frequency

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Min Sensor Frequency	R/W	0x45	<p>Sets the watchdog timer. The Watchdog timer should be set based on the lowest sensor frequency. If this field is set to too high a value, then the LDC1001 may incorrectly determine a sensor oscillation timeout.</p> $M = 68.94 \times \log_{10} \left(\frac{f_{\text{SENSOR}}}{2500} \right)$ <p>where:</p> <ul style="list-style-type: none"> f_{SENSOR} is the sensor frequency M is the register value to program for Min Sensor Frequency. (5) <p>Example: With a Sensor frequency is 1 MHz Min Sensor Frequency = $68.94 \times \log_{10}(1 \times 10^6/2500) = \text{Round to nearest integer } (179.38) = 179$</p>

7.6.1.5 LDC Configuration (Address = 0x04)
Table 8. LDC Configuration

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	Reserved			Reserved to 000
4:3	Amplitude			Sets the oscillation amplitude 00: 1 V 01: 2 V 10: 4 V 11: Reserved
2:0	RESPONSE_TIME	R/W	0x1B	000: Reserved 001: Reserved 010: 192 011: 384 100: 768 101: 1536 110: 3072 111: 6144

7.6.1.6 Clock Configuration (Address = 0x05)
Table 9. Clock Configuration

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:2	Reserved			Reserved to 00'0000.
1	CLK_SEL			0: External time-based clock used for frequency counter (TBCLK) 1: Do not use
0	CLK_PD	R/W	0x01	0: Enable external time base clock 1: Disable external time base clock (for lower power consumption in standby mode)

7.6.1.7 Comparator Threshold High LSB (Address = 0x06)
Table 10. Comparator Threshold High LSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Threshold High	R/W	0xFF	Threshold High Register LSB. Combine with contents of register 0x07 to set upper threshold.

7.6.1.8 Comparator Threshold High MSB (Address = 0x07)
Table 11. Comparator Threshold High MSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Threshold High	R/W	0xFF	Threshold High Register MSB.

7.6.1.9 Comparator Threshold Low LSB (Address = 0x08)
Table 12. Comparator Threshold Low LSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Threshold Low	R/W	0x00	Threshold Low Register LSB. Combine with contents of register 0x09 to set lower threshold.

7.6.1.10 Comparator Threshold Low MSB (Address = 0x09)
Table 13. Comparator Threshold Low MSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Threshold Low	R/W	0x00	Threshold Low Register MSB.

7.6.1.11 INTB Pin Configuration (Address = 0x0A)
Table 14. INTB Pin Configuration

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:3	Reserved	R/W	0x00	Reserved to 00'000
2:0	INTB_MODE			000: All modes disabled. No signal output on INTB pin. 001: Wake-up Enabled on INTB pin 010: INTB pin indicates the status of Comparator output 100: DRDY Enabled on INTB pin All other combinations are Reserved

7.6.1.12 Power Configuration (Address = 0x0B)
Table 15. Power Configuration

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	Reserved	R/W	0x00	Reserved to 000'0000.
0	PWR_MODE			0: Standby mode: LDC1001 is in a lower power mode but not actively converting. TI recommends to configure the LDC1001 while in this mode. 1: Active Mode. Conversion is Enabled Refer to Power Modes for more details.

7.6.1.13 Status (Address = 0x20)
Table 16. Status

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	OSC Status	RO	N/A	1: Indicates sensor oscillation timeout. This can be caused by a sensor with an R_P below R_{P_MIN} or setting Min Sensor Frequency too high. 0: Sensor oscillation timeout not detected.
6	Data Ready			1: No new data available 0: Data is ready to be read
5	Wake-up			1: Wake-up disabled 0: Wake-up triggered. Proximity data is more than Threshold High value.
4	Comparator			1: Proximity data is less than Threshold Low value 0: Proximity data is more than Threshold High value
3:0	Don't Care			Don't care

7.6.1.14 Proximity Data LSB (Address = 0x21)

TI recommends to read register 0x21 immediately after any read of register 0x20.

Table 17. Proximity Data LSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Proximity Data[7:0]	RO	N/A	Least Significant Byte of Proximity Data

7.6.1.15 Proximity Data MSB (Address = 0x22)

Conversion data is updated to the proximity register only when a read is initiated on 0x21 register. If the read is delayed between subsequent conversions, these registers are not updated until another read is initiated on 0x21.

Table 18. Proximity Data MSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	Proximity data [15:8]	RO	N/A	Most Significant Byte of Proximity data

7.6.1.16 Frequency Counter LSB (Address = 0x23)
Table 19. Frequency Counter LSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	FCOUNT LSB (FCOUNT[7:0])	RO	N/A	LSB of Frequency Counter. Sensor frequency can be calculated using the output data rate. Refer to the Measuring Inductance With LDC1001 for more information.

7.6.1.17 Frequency Counter Mid-Byte (Address = 0x24)
Table 20. Frequency Counter Mid-Byte

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	FCOUNT Mid byte (FCOUNT[15:8])	RO	N/A	Middle Byte of Output data rate

7.6.1.18 Frequency Counter MSB (Address = 0x25)
Table 21. Frequency Counter MSB

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	FCOUNT MSB (FCOUNT[23:16])	RO	N/A	MSB of Output data rate

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Calculation of R_P_MIN and R_P_MAX

Different sensing applications may have a different range of the resonance impedance R_P to measure. The LDC1001 measurement range of R_P is controlled by setting 2 registers – R_P_MIN and R_P_MAX . For a given application, R_P must never be outside the range set by these register values, otherwise the measured value will be clipped. For optimal sensor resolution, the range of R_P_MIN to R_P_MAX should not be unnecessarily large. The following procedure is recommended to determine the R_P_MIN and R_P_MAX register values.

8.1.1.1 R_P_MAX

R_P_MAX sets the upper limit of the LDC1001 resonant impedance input range.

- Configure the sensor such that the eddy current losses are minimized. As an example, for a proximity sensing application, set the distance between the sensor and the target to the maximum sensing distance.
- Measure the sensor impedance R_P using an impedance analyzer.
- Multiply R_P by 2 and use the next higher value from [Table 7](#).

Setting R_P_MAX to a value not listed in [Table 7](#) can result in indeterminate behavior.

8.1.1.2 R_P_MIN

R_P_MIN sets the lower limit of the LDC1001 resonant impedance input range.

- Configure the sensor such that the eddy current losses are maximized. As an example, for a proximity sensing application, set the distance between the sensor and the metal target to the minimum sensing distance.
- Measure the sensor impedance R_P using an impedance analyzer.
- Divide the R_P value by 2 and then select the next lower R_P value from [Table 10](#).

Note that setting R_P_MIN to a value not listed on [Table 10](#) can result in indeterminate behavior. In addition, R_P_MIN powers on with a default value of 0x14 which must be changed to a value from [Table 10](#) prior to powering on the LDC.

8.1.2 Output Data Rate

The output data rate of (or the conversion time) LDC1001 depends on the sensor frequency, f_{sensor} and RESPONSE_TIME field in LDC Configuration register(Address:0x04). The maximum sample rate requires a RESPONSE_TIME setting of 192 and a sensor frequency of 5 MHz.

$$SR = \frac{3 \times f_{\text{SENSOR}}}{\text{RESPONSE_TIME}} \quad (6)$$

8.1.3 Choosing Filter Capacitor (CFA and CFB Pins)

The filter capacitor is critical to the operation of the LDC1001. The capacitor should be low leakage, temperature stable, and it must not generate any piezoelectric noise (the dielectrics of many capacitors exhibit piezoelectric characteristics and any such noise is coupled directly through R_P into the converter). The optimal capacitance values range from 20 pF to 100 nF. The value of the capacitor is based on the time constant and resonating frequency of the sensor.

Application Information (continued)

If a ceramic capacitor is used, then a C0G (or NP0) grade dielectric is recommended. The voltage rating should be ≥ 10 V. The traces connecting CFA and CFB to the capacitor should be as short as possible to minimize any parasitics.

For optimal performance, the selected filter capacitor connected between pins CFA and CFB must be as small as possible, but large enough such that the active filter does not saturate. The size of this capacitor depends on the time constant of the sense coil, which is given by L/R_S , (L =inductance, R_S =series resistance of the inductor at oscillation frequency). The larger this time constant, the larger filter capacitor is required. Hence, this time constant reaches its maximum when there is no target present in front of the sensor.

The following procedure can be used to find the optimal filter capacitance:

1. Start with a large filter capacitor. For a ferrite core coil, 10 nF is usually large enough. For an air coil or PCB coil, a value of 100 pF is usually large enough.
2. Power on the LDC1001 and set the desired register values. Minimize the eddy currents losses by minimizing the amount of conductive target covering the sensor. For an axial sensing application, the target should be at the farthest distance from coil. For a lateral or angular position sensing application, the target coverage of the coil should be minimized.
3. Observe the signal on the CFB pin using a scope. Because this node is very sensitive to capacitive loading, the use an active probe is recommended. As an alternative, a passive probe with a 1-k Ω series resistance between the tip and the CFB pin can be used. The time scale of the scope should be set so that 10-100 cycles of the sensor oscillation frequency are visible. For example, if the sensor frequency is 1 MHz, the timescale per division of the oscilloscope should be set to 0.1 ms.
4. Vary the values of the filter capacitor until that the signal observed on the CFB pin has an amplitude of approximate 1 V_{PP} . This signal scales linearly with the reciprocal of the filter capacitance. For example, if a 100-pF filter capacitor is applied and the signal observed on the CFB pin has a peak-to-peak value of 200 mV, the desired 1- V_{PP} value is obtained using a filter capacitor value that is calculated in [Equation 7](#).

$$200 \text{ mV} / 1 \text{ V} \times 100 \text{ pF} = 20 \text{ pF}$$

(7)

8.2 Typical Application

8.2.1 Axial Distance Sensing Using a PCB Sensor With LDC1001




Figure 17. Typical Application Schematic

Typical Application (continued)

8.2.1.1 Design Requirements

For this design example, use the design parameters listed in [Table 22](#) as the input parameters.

Table 22. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Minimum sensing distance	1 mm
Maximum sensing distance	7 mm
Sample rate	28 KSPS
Number of PCB layers for sensor	2 layers with 62 mil (1.8 mm) PCB thickness
Sensor diameter	551 mil (14 mm)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Sensor and Target

In this example, consider a PCB sensor with the characteristics listed in [Table 23](#):

Table 23. Sensor Characteristics

PARAMETER	VALUE
Thickness of PCB copper	1 oz (35 μm)
Coil shape	Circular
Number of turns	23
Trace thickness	4 mil (0.102 mm)
Trace spacing	4 mil (0.102 mm)
PCB core material	FR4
R _p at 1-mm target-sensor distance	5 kΩ
R _p at 7-mm target-sensor distance	12.5 kΩ
Nominal sensor Inductance	18 μH

The target is a stainless steel disk of 15-mm diameter and has a thickness of 1 mm.

8.2.1.2.2 Calculating Sensor Capacitor

Sensor frequency depends on various factors in the application. In this example, use [Equation 8](#) to calculate the sensor frequency to achieve an output data rate of 28 KSPS per the design parameter.

$$SR = \frac{3 \times f_{\text{SENSOR}}}{\text{RESPONSE_TIME}} \quad (8)$$

With an LDC1001 RESPONSE_TIME setting of 384 and an output data rate specification of 28 KSPS, the sensor frequency calculated in [Equation 8](#) is 3.6 MHz.

Using [Equation 9](#), the sensor capacitor is 108 pF with the sensor inductance of 18 μH. A 100-pF sensor capacitor will slightly increase the sensor frequency to 3.75 MHz and provide a sample rate of 29.3 KSPS.

$$L = \frac{1}{C \times (2\pi \times f_{\text{SENSOR}})^2} \quad (9)$$

As the target interacts with the sensor inductance, the apparent inductance will decrease. When the target is at the 1-mm minimum distance for this application, the maximum interaction will occur, and the sensor frequency will increase to 3.95 MHz.

8.2.1.2.3 Choosing Filter Capacitor

Following the steps listed in the *Choosing Filter Capacitor (CFA and CFB Pins)* section, the filter capacitor for the example sensor is 20 pF. [Figure 18](#) and [Figure 19](#) show the pattern on CFB pin with a 100-pF and 20-pF filter capacitor. Notice that the timescale of scope traces is sufficient to view the waveform over many cycles of the sensor oscillation.




Figure 18. Waveform on CFB With 100 pF

Figure 19. Waveform on CFB With 20 pF

8.2.1.2.4 Setting R_{P_MIN} and R_{P_MAX}

Calculating value for R_{P_MAX} Register : R_P at 8 mm is 12.5 kΩ, 12500 × 2 = 25000. 27.704 kΩ is the nearest value larger than 25 kΩ, which corresponds to the R_{P_MAX} setting of 0x12 in [Table 4](#).

Calculating value for R_{P_MIN} Register : R_P at 1 mm is 5 kΩ, 5000 / 2 = 2500. 2.394 kΩ is the nearest value lower than 2.5 kΩ, which corresponds to the R_{P_MIN} setting of 0x3B in [Table 6](#).

8.2.1.2.5 Calculating Minimum Sensor Frequency

Use [Equation 10](#) to calculate the minimum sensor frequency.

$$M = 68.94 \times \log_{10} \left(\frac{f_{\text{SENSOR}}}{2500} \right) \tag{10}$$

In [Equation 10](#), M is 218.96, which rounds to 219 decimal. This value should to be written into Watchdog Timer Register (address 0x03).

The LDC1001 includes a watchdog which monitors the sensor oscillation and flags an error in the STATUS register if no transitions occur on the sensor in a given time window. The time window is controlled by the Min Frequency setting. If the Min Sensor Frequency is programmed for too high a frequency, the watchdog will erroneously indicate that the sensor has stopped oscillating. If the Min Sensor Frequency is set too low, then the LDC1001 will take a longer time to detect if the sensor oscillation has stopped.

8.2.1.3 Application Curve




Figure 20. R_p vs Distance

9 Power Supply Recommendations

The LDC1001 is designed to operate from an analog supply range of 4.75 V to 5.25 V and digital I/O supply range of 1.8 V to 5.25 V. The analog supply voltage should be greater than or equal to the digital supply voltage for proper operation of the device. The supply voltage should be well regulated. If the supply is placed more than a few centimeters from the LDC1001, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A capacitor with a value of 10 μ F is usually sufficient.

10 Layout

10.1 Layout Guidelines

- The VDD and VIO pin should be bypassed to ground with a low-ESR ceramic bypass capacitor. The typical recommended bypass capacitance is a 0.1- μ F ceramic X5R or X7R dielectric capacitor. Some applications may require additional supply bypassing for optimal LDC1001 operation. For these applications, the smallest-valued capacitor should be placed closest to the corresponding supply pin.
- The optimum placement is closest to the VDD/VIO and GND/DGND pins of the device. Take care to minimize the loop area formed by the bypass capacitor connection, the VDD/VIO pin, and the GND/DGND pin of the IC. See [Figure 21](#) for a PCB layout example.
- The CLDO pin should be bypassed to digital ground (DGND) with a 56-nF ceramic bypass capacitor.
- Connect the filter capacitor selected for the application using the procedure described in [Choosing Filter Capacitor \(CFA and CFB Pins\)](#) between the two CFA and CFB pins. Place the filter capacitor close to the CFA and CFB pins. Do not use any ground or power plane below the capacitor and the trace connecting the capacitor and the CFA /CFB pins.
- Use separate ground planes for the GND and DGND with a star connection. See [Figure 21](#) for a PCB layout example.
- The sensor capacitor should be a C0G capacitor placed as close as possible to the sensor coil.
- See the [LDC Sensor Design](#) application report for more details.

10.2 Layout Example




Figure 21. LDC1001 Board Layout

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『[半導体とICパッケージの熱指標](#)』(SPRA953)
- 『[LDC Sensor Design](#)』(SNOA930) (英語)

11.2 サポート・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 (www.tij.co.jp/ja-jp/legal/termssofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2020, Texas Instruments Incorporated
日本語版 日本テキサス・インスツルメンツ株式会社

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LDC1001NHRR	ACTIVE	WSON	NHR	16	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LDC1001	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NHR0016B



重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 (www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2020, Texas Instruments Incorporated

日本語版 日本テキサス・インスツルメンツ株式会社