









LM25017 JAJSM34F - DECEMBER 2012 - REVISED MAY 2021

# LM25017 48V、650mA、コンスタント・オンタイム方式同期整流降圧 / Fly-Buck ™ レギュレータ

# 1 特長

- 7.5V~48V の広い入力電圧範囲
- 650mA のハイサイドおよび ローサイド・スイッチを内蔵
- ショットキー・ダイオード不要
- コンスタント・オンタイム制御
- ループ補償が不要
- 超高速の過渡応答
- ほぼ一定の動作周波数
- インテリジェントなピーク電流制限
- 出力電圧を 1.225V 以上で調整可能
- 2% の高精度帰還基準電圧
- 周波数を最大 1MHz まで調整可能
- 調整可能な低電圧誤動作防止 (UVLO)
- リモート・シャットダウン
- サーマル・シャットダウン
- WEBENCH® Power Designer により、LM25017 を 使用するカスタム設計を作成

# 2 アプリケーション

- 産業用機器
- スマート電力メータ
- 遠隔诵信システム
- 絶縁型バイアス電源 (Fly-Buck™)

# 3 概要


LM25017 デバイスは 48V、650mA の同期整流降圧レギ ュレータで、ハイサイドとローサイドの MOSFET が内蔵さ れています。LM25017 に採用されているコンスタント・オ ンタイム (COT) 制御方式は、ループ補償が不要で、過渡 応答が非常に優れており、非常に高い降圧率を実現でき ます。オンタイムは入力電圧に反比例して変化し、入力電 圧範囲の全体にわたって、周波数はほぼ一定に維持され ます。高電圧のスタートアップ・レギュレータにより、IC の 内部動作用および内蔵ゲート・ドライバ用にバイアス電力 が供給されます。

ピーク電流制限回路により、過負荷状態から保護します。 低電圧誤動作防止 (UVLO) 回路は、入力低電圧スレッシ ョルドとヒステリシスを別々にプログラム可能です。その他 の保護機能として、サーマル・シャットダウンとバイアス電 源低電圧誤動作防止 (V<sub>CC</sub> UVLO) が搭載されています。

LM25017 は、WSON-8 および HSOP プラスチック・パッ ケージで供給されます。

## 製品情報

| 部品番号  |           | パッケージ    | 本体サイズ (公称)      |  |  |  |
|-------|-----------|----------|-----------------|--|--|--|
| LM250 | LM25017   | HSOP (8) | 4.89mm×3.90mm   |  |  |  |
|       | LIVIZJUTI | WSON (8) | 4.00mm × 4.00mm |  |  |  |




代表的なアプリケーション回路図



# **Table of Contents**

| 1 特長  |   |          |  |  |  |
|---|---|----------|--|--|--|
| 2 アプリケーション  |   |          |  |  |  |
| 3 概要  | 1 8.2 Typical Applications                                |          |  |  |  |
| 4 Revision History  | 9 Power Supply Recommendations                            |          |  |  |  |
| 5 Pin Configuration and Functions   | 4   |          |  |  |  |
| 6 Specifications  | <sub>5</sub> 10.1 Layout Guidelines                       |          |  |  |  |
| 6.1 Absolute Maximum Ratings  | 5 10.2 Layout Example                                     |          |  |  |  |
| 6.2 ESD Ratings   | <sub>5</sub> 11 Device and Documentation Support          |          |  |  |  |
| 6.3 Recommended Operating Conditions  | 5 11.1 Device Support5                                    |          |  |  |  |
| 6.4 Thermal Information   | 5 11.2 Documentation Support                              |          |  |  |  |
| 6.5 Electrical Characteristics  | 6 11.3 Receiving Notification of Documentation            | -        |  |  |  |
| 6.6 Switching Characteristics   | 6 <b>11.4</b> サポート・リソース                                   |          |  |  |  |
| 6.7 Typical Characteristics   | 7 11.5 Trademarks   |          |  |  |  |
| 7 Detailed Description  |   | 29       |  |  |  |
| 7.1 Overview  | 44 7 01   | 30       |  |  |  |
| 7.2 Functional Block Diagram  |   |          |  |  |  |
| 7.3 Feature Description   |   | 30       |  |  |  |
| 7.4 Device Functional Modes   |   |          |  |  |  |
|   | を追加<br>方法を更新  |          |  |  |  |
| Changes from Revision D (December 2014)   |   | <b>D</b> |  |  |  |
| <ul> <li>WEBENCH へのリンクおよび TI Designs の</li> </ul>                                     | 上部ナビ・アイコンを追加  |          |  |  |  |
|   | note from Abs Max table                                   |          |  |  |  |
|   | ction   |          |  |  |  |
|   | citor section   |          |  |  |  |
|   | citor section   |          |  |  |  |
| • Changed 0.54 µr to 0.66 µr in input Capa  | Citor Section   | 17       |  |  |  |
| Changes from Revision C (December 2013)   | to Revision D (October 2014)                              | Page     |  |  |  |
|   | ,<br>タ」表、「 <i>機能説明</i> 」セクション、「 <i>デバイスの機能モード</i> 」セクシ    |          |  |  |  |
|   | が推奨事項」セクション、「レイアウト」セクション、「デバイスお。                          |          |  |  |  |
|   | アージ、および注文情報」セクションを追加                                      |          |  |  |  |
|   |   |          |  |  |  |
|   | 更   |          |  |  |  |
| Changed max operating junction temperature in Recommended Operating Conditions table. |   |          |  |  |  |
| ·   | ckage designators   |          |  |  |  |
|   |   |          |  |  |  |
|   | luctor Selection section, Output Capacitor section, Input |          |  |  |  |
| section, and UVLO Resistors section   |   | 16       |  |  |  |
|   |   |          |  |  |  |
| Changes from Revision B (December 2013)   | to Revision C (December 2013)                             | Page     |  |  |  |

Added Thermal Parameters......5



# www.tij.co.jp

| Changes from Revision A (September 2013) to Revision B (December 2013)                                  |      |
|---|------|
|   | 1    |
| • 「代表的なアプリケーション」の最小入力電圧を 9V から 7.5V に変更   | 1    |
| Changed minimum input voltage from 9 V to 7.5 V in Pin Descriptions                                     | 4    |
| Added Maximum Junction Temperature  |      |
| <ul> <li>Changed minimum input voltage from 9 V to 7.5 V in Recommended Operating Conditions</li> </ul> |      |
| Changes from Revision * (December 2012) to Revision A (September 2013)                                  | Page |
| Added SW to RTN (100-ns transient) to Absolute Maximum Ratings  | 5    |



# **5 Pin Configuration and Functions**




図 5-1. 8-Pin HSOP DDA Package Top View




図 5-2. 8-Pin WSON NGU Package Top View

表 5-1. Pin Functions

| PIN |      |     | <b>3</b> 3-1.1 III 1 Unction   |  |  |  |
|-----|------|-----|--|--|--|--|
| NO. | NAME | I/O | DESCRIPTION  | APPLICATION INFORMATION  |  |  |
| 1   | RTN  | _   | Ground   | Ground connection of the integrated circuit.   |  |  |
| 2   | VIN  | I   | Input Voltage  | Operating input range is 7.5 V to 48 V.  |  |  |
| 3   | UVLO | I   | Input Pin of Undervoltage Comparator   | Resistor divider from $V_{\rm IN}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the regulator is in shutdown mode. |  |  |
| 4   | RON  | I   | On-Time Control  | A resistor between this pin and $V_{\text{IN}}$ sets the buck switch on-time as a function of $V_{\text{IN}}$ . Minimum recommended ontime is 100 ns at max input voltage.   |  |  |
| 5   | FB   | ı   | Feedback   | This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V.   |  |  |
| 6   | VCC  | 0   | Output from the Internal High Voltage<br>Series Pass Regulator. Regulated at 7.6 V | The internal $V_{CC}$ regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0- $\mu$ F decoupling capacitor is recommended.  |  |  |
| 7   | BST  | I   | Bootstrap Capacitor  | An external capacitor is required between the BST and SW pins (0.01- $\mu$ F ceramic). The BST pin capacitor is charged by the V <sub>CC</sub> regulator through an internal diode when the SW pin is low.   |  |  |
| 8   | SW   | 0   | Switching Node   | Power switching node. Connect to the output inductor and bootstrap capacitor.  |  |  |
| _   | EP   | _   | Exposed Pad  | Exposed pad must be connected to the RTN pin. Solder to the system ground plane on application board for reduced thermal resistance.   |  |  |

Product Folder Links: LM25017

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

|   | MIN <sup>(1)</sup> (2) | MAX                  | UNIT |
|---|------------------------|----------------------|------|
| V <sub>IN</sub> , UVLO to RTN               | -0.3                   | 53                   | V    |
| SW to RTN                                   | -1.5                   | V <sub>IN</sub> +0.3 | V    |
| SW to RTN (100-ns transient)                | -5                     | V <sub>IN</sub> +0.3 | V    |
| BST to V <sub>CC</sub>                      |                        | 53                   | V    |
| BST to SW                                   |                        | 13                   | V    |
| R <sub>ON</sub> to RTN                      | -0.3                   | 53                   | V    |
| V <sub>CC</sub> to RTN                      | -0.3                   | 13                   | V    |
| FB to RTN                                   | -0.3                   | 5                    | V    |
| Maximum junction temperature <sup>(3)</sup> |                        | 150                  | °C   |
| Storage temperature, T <sub>stg</sub>       | -55                    | 150                  | °C   |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.
- (3) The RTN pin is the GND reference electrically connected to the substrate.

## 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
|                    |                         | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±750  | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

|   | MIN | MAX | UNIT |
|---|-----|-----|------|
| V <sub>IN</sub> voltage                       | 7.5 | 48  | V    |
| Operating junction temperature <sup>(2)</sup> | -40 | 125 | °C   |

- (1) Recommended Operating Conditions are conditions under the device is intended to be functional. For specifications and test conditions, see セクション 6.5.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

## 6.4 Thermal Information

|                                |  |      | LM25017 |      |  |
|--------------------------------|--|------|---------|------|--|
| THERMAL METRICS <sup>(1)</sup> |  | NGU  | DDA     | UNIT |  |
|                                |  | 8    | PINS    |      |  |
| $R_{\theta JA}$                | Junction-to-ambient thermal resistance             | 41.3 | 41.1    | °C/W |  |
| R <sub>0JC(top)</sub>          | Junction-to-case (top) thermal resistance          | 34.7 | 37.3    | °C/W |  |
| $R_{\theta JB}$                | Junction-to-board thermal resistance               | 19.1 | 30.6    | °C/W |  |
| ΨЈТ                            | Junction-to-top thermal characteristic parameter   | 0.3  | 6.7     | °C/W |  |
| $\Psi_{JB}$                    | Junction-to-board thermal characteristic parameter | 19.2 | 24.4    | °C/W |  |
| R <sub>0JC(bot)</sub>          | Junction-to-case (bottom) thermal resistance       | 3.2  | 2.4     | °C/W |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



## 6.5 Electrical Characteristics

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over –40°C to 125°C junction temperature range, unless otherwise stated.  $V_{IN}$  = 48 V unless otherwise stated. See (1).

|                      | PARAMETER   | TEST CONDITIONS                                 | MIN  | TYP   | MAX      | UNIT |
|----------------------|---|---|------|-------|----------|------|
| V <sub>CC</sub> SUPI | PLY   |   |      |       | <u>'</u> |      |
| V <sub>CC</sub> Reg  | V <sub>CC</sub> Regulator Output  | V <sub>IN</sub> = 48 V, I <sub>CC</sub> = 20 mA | 6.25 | 7.6   | 8.55     | V    |
|                      | V <sub>CC</sub> Current Limit   | V <sub>IN</sub> = 48 V <sup>(2)</sup>           | 26   |       |          | mA   |
|                      | V <sub>CC</sub> Undervoltage Lockout Voltage (V <sub>CC</sub> increasing) |   | 4.15 | 4.5   | 4.9      | V    |
|                      | V <sub>CC</sub> Undervoltage Hysteresis                                   |   |      | 300   |          | mV   |
|                      | V <sub>CC</sub> Drop Out Voltage  | V <sub>IN</sub> = 9 V, I <sub>CC</sub> = 20 mA  |      | 2.3   |          | V    |
|                      | I <sub>IN</sub> Operating Current   | Non-Switching, FB = 3 V                         |      | 1.75  |          | mA   |
|                      | I <sub>IN</sub> Shutdown Current  | UVLO = 0 V                                      |      | 50    | 225      | μA   |
| SWITCH               | CHARACTERISTICS   |   |      |       | '        |      |
|                      | Buck Switch R <sub>DS(ON)</sub>   | I <sub>TEST</sub> = 200 mA, BST-SW = 7 V        |      | 0.8   | 1.8      | Ω    |
|                      | Synchronous R <sub>DS(ON)</sub>   | I <sub>TEST</sub> = 200 mA                      |      | 0.45  | 1        | Ω    |
|                      | Gate Drive UVLO   | V <sub>BST</sub> – V <sub>SW</sub> Rising       | 2.4  | 3     | 3.6      | V    |
|                      | Gate Drive UVLO Hysteresis  |   |      | 260   |          | mV   |
| CURREN               | T LIMIT   |   |      |       |          |      |
|                      | Current Limit Threshold   |   | 0.7  | 1.02  | 1.3      | Α    |
|                      | Current Limit Response Time   | Time to Switch Off                              |      | 150   |          | ns   |
|                      | OFF-Time Generator (Test 1)   | FB = 0.1 V, V <sub>IN</sub> = 48 V              |      | 12    |          | μs   |
|                      | OFF-Time Generator (Test 2)   | FB = 1.0 V, V <sub>IN</sub> = 48 V              |      | 2.5   |          | μs   |
| REGULA               | TION AND OVERVOLTAGE COMPAR   | ATORS   |      |       |          |      |
|                      | FB Regulation Level   | Internal Reference Trip Point for Switch ON     | 1.2  | 1.225 | 1.25     | V    |
|                      | FB Overvoltage Threshold  | Trip Point for Switch OFF                       |      | 1.62  |          | V    |
|                      | FB Bias Current   |   |      | 60    |          | nA   |
| UNDERV               | OLTAGE SENSING FUNCTION   |   |      |       |          |      |
|                      | UV Threshold  | UV Rising                                       | 1.19 | 1.225 | 1.26     | V    |
|                      | UV Hysteresis Input Current   | UV = 2.5 V                                      | -10  | -20   | -29      | μΑ   |
|                      | Remote Shutdown Threshold   | Voltage at UVLO Falling                         | 0.32 | 0.66  |          | V    |
|                      | Remote Shutdown Hysteresis  |   |      | 110   |          | mV   |
| THERMA               | L SHUTDOWN  |   |      |       | -        |      |
| T <sub>sd</sub>      | Thermal Shutdown Temperature  |   |      | 165   |          | °C   |
|                      | Thermal Shutdown Hysteresis   |   |      | 20    |          | °C   |

<sup>(1)</sup> All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

# 6.6 Switching Characteristics

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over  $-40^{\circ}$ C to  $125^{\circ}$ C junction temperature range unless otherwise stated.  $V_{IN} = 48 \text{ V}$  unless otherwise stated.

| PARAMETER              | TEST CONDITIONS                                 | MIN  | TYP  | MAX  | UNIT |  |
|------------------------|---|------|------|------|------|--|
| ON-TIME GENERATOR      |   |      |      |      |      |  |
| T <sub>ON</sub> Test 1 | V <sub>IN</sub> = 32 V, R <sub>ON</sub> = 100 k | 270  | 350  | 460  | ns   |  |
| T <sub>ON</sub> Test 2 | V <sub>IN</sub> = 48 V, R <sub>ON</sub> = 100 k | 188  | 250  | 336  | ns   |  |
| T <sub>ON</sub> Test 4 | V <sub>IN</sub> = 10 V, R <sub>ON</sub> = 250 k | 1880 | 3200 | 4425 | ns   |  |
| MINIMUM OFF-TIME       |   |      |      |      |      |  |


Product Folder Links: LM25017

<sup>(2)</sup> V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.


Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN}$  = 48 V unless otherwise stated.

| PARAMETER         | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|-----------------|-----|-----|-----|------|
| Minimum Off-Timer | FB = 0 V        |     | 144 |     | ns   |

# **6.7 Typical Characteristics**








# 7 Detailed Description

## 7.1 Overview

The LM25017 step-down switching regulator features all the functions needed to implement a low cost, efficient, buck converter capable of supplying up to 650 mA to the load. This high voltage regulator contains 48-V, N-channel buck and synchronous switches, is easy to implement, and is provided in thermally enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to  $V_{IN}$ . This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to  $V_{OUT}$ . This scheme ensures short circuit protection while providing minimum fold-back.

The LM25017 device can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well suited for 12-V and 24-V rails. Protection features include: thermal shutdown, Undervoltage Lockout (UVLO), minimum forced off-time, and an intelligent current limit.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Control Overview

The LM25017 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the reference the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor ( $R_{ON}$ ). Following the on-time the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck

switch is turned on for another on-time one-shot period. This will continue until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low side (sync) FET is 'on' when the high side (buck) FET is 'off'. The inductor current ramps up when the high side switch is 'on' and ramps down when the high side switch is 'off'. There is no diode emulation feature in this IC, and therefore, the inductor current may ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as shown in 3.5 1.

$$f_{\text{SW}} = \frac{V_{\text{OUT}}}{K \times R_{\text{ON}}} \tag{1}$$

where

•  $K = 9 \times 10^{-11}$ 

The output voltage ( $V_{OUT}$ ) is set by two external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ). The regulated output voltage is calculated as shown in  $\gtrsim 2$ .

$$V_{OUT} = 1.225 \text{ V} \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}}$$
 (2)

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor ( $C_{OUT}$ ). A minimum of 25-mV ripple voltage at the feedback pin (FB) is required for the LM25017 device. In cases where the capacitor ESR is too small, additional series resistance may be required ( $R_C$  in  $\boxtimes$  7-1).

For applications where lower output voltage ripple is required, the output can be taken directly from a low ESR output capacitor, as shown in  $\boxtimes$  7-1. However,  $R_C$  slightly degrades the load regulation.




図 7-1. Low Ripple Output Configuration

#### 7.3.2 V<sub>CC</sub> Regulator

The LM25017 device contains an internal high-voltage linear regulator with a nominal output of 7.6 V. The input pin ( $V_{IN}$ ) can be connected directly to the line voltages up to 48 V. The  $V_{CC}$  regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at  $V_{CC}$ . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the  $V_{CC}$  pin reaches the undervoltage lockout ( $V_{CC}$  UVLO) threshold of 4.5 V, the IC is enabled.

An internal diode connected from VCC to the BST pin replenishes the charge in the gate drive bootstrap capacitor when SW pin is low.

At high-input voltages, the power dissipated in the high voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the  $V_{CC}$  regulator may supply up to 7 mA of current resulting in 48 V × 7 mA = 336 mW of power dissipation. If the  $V_{CC}$  voltage is driven externally by an alternate voltage source between 8.55 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.

#### 7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225-V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high side

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

switch will stay on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high side switch will stay off until the FB voltage again falls below 1.225 V. During start up, the FB voltage will be below 1.225 V at the end of each on-time, causing the high side switch to turn on immediately after the minimum forced off-time of 144 ns. The high side switch can be turned off before the on-time is over if the peak current in the inductor reaches the current limit threshold.

## 7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62-V reference. If the voltage at FB rises above 1.62 V the on-time pulse is immediately terminated. This condition can occur if the input voltage and/or the output load changes suddenly. The high side switch will not turn on again until the voltage at FB falls below 1.225 V.

#### 7.3.5 On-Time Generator

The on-time for the LM25017 device is determined by the  $R_{ON}$  resistor and is inversely proportional to the input voltage ( $V_{IN}$ ), resulting in a nearly constant frequency as  $V_{IN}$  is varied over the operating range. The on-time for the LM25017 can be calculated using  $\pm 3$ .

$$T_{ON} = \frac{10^{-10} \, x \, R_{ON}}{V_{IN}} \tag{3}$$

See  $\boxtimes$  6-5. R<sub>ON</sub> should be selected for a minimum on-time (at maximum V<sub>IN</sub>) greater than 100 ns for proper operation. This requirement limits the maximum switching frequency for high V<sub>IN</sub>.

#### 7.3.6 Current Limit

The LM25017 device contains an intelligent current limit off-timer. If the current in the buck switch exceeds 1.02 A, the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of the off-time is controlled by the FB voltage and the input voltage  $V_{IN}$ . As an example, when FB = 0 V and  $V_{IN}$  = 48 V, the maximum off-time is set to 16  $\mu$ s. This condition occurs when the output is shorted and during the initial part of start-up. This  $V_{IN}$  dependent off-time ensures safe short circuit operation up to the maximum input voltage of 48 V

In cases of overload where the FB voltage is above zero volts (not a short circuit) the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of fold-back, recovery time, and start-up time. The off-time is calculated as shown in 式 4.

$$T_{OFF(ILIM)} = \frac{0.07 \times V_{IN}}{V_{FB} + 0.2V} \mu s \tag{4}$$

The current limit protection feature is peak limited. The maximum average output current will be less than the peak.

#### 7.3.7 N-Channel Buck Switch and Driver

The LM25017 device integrates an N-Channel Buck switch and associated floating high-voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage diode. A 0.01-uF ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from  $V_{CC}$  through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 7.3.8 Synchronous Rectifier

The LM25017 device provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even with light loads which would otherwise result in discontinuous operation.

#### 7.3.9 Undervoltage Detector

The LM25017 device contains a dual-level undervoltage lockout (UVLO) circuit. A summary of threshold voltages and operational states is provided in  $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$  When the UVLO pin voltage is below 0.66 V, the regulator is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66 V but less than 1.225 V, the regulator is in standby mode. In standby mode the  $V_{CC}$  bias regulator is active while the regulator output is disabled. When the  $V_{CC}$  pin exceeds the  $V_{CC}$  undervoltage threshold and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from  $V_{IN}$  to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal  $20-\mu A$  current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance  $R_{\rm UV2}$ .

If the UVLO pin is connected directly to the  $V_{IN}$  pin, the regulator will begin operation once the  $V_{CC}$  undervoltage is satisfied.




図 7-2. UVLO Resistor Setting

#### 7.3.10 Thermal Protection

The LM25017 device should be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM25017 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the regulator is forced into a low power reset state, disabling the buck switch and the  $V_{CC}$  regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature falls below 145°C (typical hysteresis = 20°C), the  $V_{CC}$  regulator is enabled, and normal operation is resumed.

## 7.3.11 Ripple Configuration

LM25017 uses Constant-On-Time (COT) control in which the on-time is terminated by an on-timer and the off-time is terminated by the feedback voltage ( $V_{FB}$ ) falling below the reference voltage ( $V_{REF}$ ). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage ( $V_{FB}$ ) during off-time must be larger than any noise component present at the feedback node.

Ripple Configuration shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and

decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node ( $V_{OUT}$ ) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses  $R_r$  and  $C_r$  and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac coupled using  $C_{ac}$  to the feedback node (FB). Since this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs* (SNVA166) for more details for each ripple generation method.

**Ripple Configuration** 

| TYPE 1<br>LOWEST COST CONFIGURATION  | TYPE 2 REDUCED RIPPLE CONFIGURATION  | TYPE 3 MINIMUM RIPPLE CONFIGURATION   |
|--|--|---|
| To FB  R <sub>FB1</sub> R <sub>FB2</sub> R <sub>C</sub> Cout                       | Vout  Cac  RFB1  Cout  RFB1  GND   | R <sub>r</sub> C <sub>r</sub> R <sub>FB2</sub> GND  |
| $R_{C} \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}} \times \frac{V_{OUT}}{V_{REF}}$ | $C \ge \frac{5}{f_{sw}(R_{FB2}  R_{FB1})}$ $R_C \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}}$ | $\begin{aligned} C_r &= 3300 \text{ pF} \\ C_{ac} &= 100 \text{ nF} \\ R_r C_r &\leq \frac{\left(V_{\text{IN(MIN)}} - V_{\text{OUT}}\right) \times T_{\text{ON}}}{25 \text{ mV}} \end{aligned}$ |

#### 7.3.12 Soft-Start

A soft-start feature can be implemented with the LM25017 device using an external circuit. As shown in  $\boxtimes$  7-3, the soft-start circuit consists of one capacitor,  $C_1$ , two resistors,  $R_1$  and  $R_2$ , and a diode, D. During the initial start-up, the VCC voltage is established prior to the  $V_{OUT}$  voltage. Capacitor  $C_1$  is discharged and diode D is thereby forward biased to pull up the FB pin voltage. The FB voltage exceeds the reference voltage (1.225 V) and switching is therefore disabled. As capacitor  $C_1$  charges, the voltage at node B gradually decreases and switching commences.  $V_{OUT}$  will gradually rise to maintain the FB voltage at the reference voltage. Once the voltage at node B is less than a diode drop above the FB voltage, the soft-start sequence is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as shown in ₹ 5.

$$V_{FB} = (VCC - V_D) \times \frac{R_{FB1} \times R_{FB2}}{R_2 \times (R_{FB1} + R_{FB2}) + R_{FB1} \times R_{FB2}}$$
(5)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

C1 is charged after the first start up. Diode D1 is optional and can be added to discharge C1 when the input voltage experiences a momentary drop to initialize the soft-start sequence.

To achieve the desired soft start, the following design guidance is recommended:

- R<sub>2</sub> is selected so that V<sub>FB</sub> is higher than 1.225 V for a V<sub>CC</sub> of 4.5 V, but is lower than 5 V when V<sub>CC</sub> is 8.55 V.
   If an external V<sub>CC</sub> is used, V<sub>FB</sub> should not exceed 5 V at maximum V<sub>CC</sub>.
- $C_1$  is selected to achieve the desired start-up time which can be determined from  $\pm 6$ .

$$t_{S} = C_{1} \times \left( R_{2} + \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}} \right)$$
 (6)

• R<sub>1</sub> is used to maintain the node B voltage at zero after the soft start is finished. A value larger than the feedback resistor divider is preferred. Note that the effect of resistor R1 is ignored in 式 5.

Based on the schematic shown in  $\boxtimes$  7-3, selecting  $C_1$  = 1 uF,  $R_2$  = 1 k $\Omega$ ,  $R_1$  = 30 k $\Omega$  results in a soft-start time of about 2 ms.




図 7-3. Soft-Start Circuit

## 7.4 Device Functional Modes

The UVLO pin controls the operating mode of the LM25017 device (see 表 7-1 for the detailed functional states).

表 7-1. UVLO Mode

| UVLO             | V <sub>CC</sub>         | MODE      | DESCRIPTION  |
|------------------|-------------------------|-----------|--|
| < 0.66 V         | Disabled                | Shutdown  | V <sub>CC</sub> regulator disabled.<br>Switching disabled. |
| 0.66 V – 1.225 V | Enabled                 | Standby   | V <sub>CC</sub> regulator enabled<br>Switching disabled.   |
| > 1.225 V        | V <sub>CC</sub> < 4.5 V | Standby   | V <sub>CC</sub> regulator enabled.<br>Switching disabled.  |
| > 1.223 V        | V <sub>CC</sub> > 4.5 V | Operating | V <sub>CC</sub> enabled.<br>Switching enabled.             |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The LM25017 device is step-down dc-to-dc converter. The device is typically used to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 650 mA. Use the following design procedure to select component values for the LM25017 device. Alternately, use the WEBENCH<sup>®</sup> software to generate a complete design. The WEBENCH<sup>™</sup> software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

## 8.2 Typical Applications

### 8.2.1 Application Circuit: 12.5-V to 48-V Input and 10-V, 650-mA Output Buck Converter

The application schematic of a buck supply is shown in  $\boxtimes$  8-1. For output voltage (V<sub>OUT</sub>) above the maximum regulation threshold of V<sub>CC</sub> (8.55 V, see  $\not\sim \nearrow \supset \searrow 6.5$ ), the V<sub>CC</sub> pin can be connected to V<sub>OUT</sub> through a diode (D2), for higher efficiency and lower power dissipation in the IC.

The design example shown in  $\boxtimes$  8-1 uses equations from the  $\not\vdash \not\vdash \not \supset \exists \nearrow 7.3$  section with component names provided in the Typical Application . Corresponding component designators from *Typical Application Schematic* are also provided for each selected value.




図 8-1. Final Schematic for 12.5-V to 48-V Input, and 10-V, 650-mA Output Buck Converter

## 8.2.1.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in 表 8-1.

表 8-1. Buck Converter Design Specifications

| — ·                         | <b>O</b> 1     |
|-----------------------------|----------------|
| DESIGN PARAMETERS           | VALUE          |
| Input Range                 | 12.5 V to 48 V |
| Output Voltage              | 10 V           |
| Maximum Output Current      | 650 mA         |
| Nominal Switching Frequency | ≈ 480 kHz      |

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM25017 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2.2 RFB1, RFB2

 $V_{OUT}$  =  $V_{FB}$  x ( $R_{FB2}$  /  $R_{FB1}$  + 1), and because  $V_{FB}$  = 1.225 V, the ratio of  $R_{FB2}$  to  $R_{FB1}$  calculates as 7:1. Standard values are chosen with  $R_{FB2}$  = R1 = 6.98 k $\Omega$  and  $R_{FB1}$  = R6 = 1.00 k $\Omega$  are chosen. Other values could be used as long as the 7:1 ratio is maintained.

#### 8.2.1.2.3 Frequency Selection

At the minimum input voltage, the maximum switching frequency of LM25017 is restricted by the forced minimum off-time ( $T_{OFF(MIN)}$ ) as shown in  $\pm$  7.

$$f_{\text{SW(MAX)}} = \frac{1 - D_{\text{MAX}}}{T_{\text{OFF(MIN)}}} = \frac{1 - 10/12.5}{200 \text{ ns}} = 1 \text{ MHz}$$
 (7)

Similarly, at maximum input voltage, the maximum switching frequency of LM25017 is restricted by the minimum  $T_{ON}$  as shown in  $\pm$  8.

$$f_{\text{SW(MAX)}} = \frac{D_{\text{MIN}}}{T_{\text{ON(MIN)}}} = \frac{10/48}{100 \text{ ns}} = 2.1 \text{ MHz}$$
 (8)

Resistor  $R_{ON}$  sets the nominal switching frequency based on  $\pm 9$ .

$$f_{\text{SW}} = \frac{V_{\text{OUT}}}{K \times R_{\text{ON}}} \tag{9}$$

where

•  $K = 9 \times 10^{-11}$ 

Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example, 480 kHz was selected, resulting in  $R_{ON}$  = 231.5 k $\Omega$ . Selecting a standard value for  $R_{ON}$  = R3 = 237 k $\Omega$ .

#### 8.2.1.2.4 Inductor Selection

The minimum inductance is selected to limit the output ripple to 15 to 40 percent of the maximum load current. In addition, the peak inductor current at maximum load should be smaller than the minimum current limit as given in  $20.5 \times 6.5$ . The inductor current ripple is shown in  $10.5 \times 10.5 \times 10^{-10}$ .

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L1 \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$
(10)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

The maximum ripple is observed at maximum input voltage. To achieve the required output current of 650 mA without exceeding the peak current limit threshold, low ripple current is required. Substituting  $V_{IN}$  = 48 V and  $\Delta_{IL}$  = 15 percent x  $I_{OUT\ (max)}$  results in L1 = 169  $\mu$ H. The higher value of 220  $\mu$ H is chosen. The peak-to-peak minimum and maximum inductor current ripples of 19 mA and 75 mA at the minimum and maximum input voltages respectively. The peak inductor and switch current is shown in  $\vec{x}$  11.

$$I_{LI(peak)} = I_{OUT} + \frac{\Delta I_{L}(max)}{2} = 688 \text{ mA}$$
(11)

688 mA is smaller than the minimum current limit threshold, which is 700 mA. The selected inductor should be able to operate at the maximum current limit of 1.3 A, during startup and overload conditions without saturating.

### 8.2.1.2.5 Output Capacitor

The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is shown in  $\pm$  12.

$$C_{OUT} = \frac{\Delta I_{L}}{8 \times f_{sw} \times \Delta V_{ripple}}$$
(12)

where

ΔV<sub>ripple</sub> is the voltage ripple across the capacitor.

Substituting  $\Delta V_{ripple} = 5$  mV gives  $C_{OUT} = 3.9$   $\mu$ F. A 10- $\mu$ F standard value is selected for  $C_{OUT} = C9$ . An X5R or X7R type capacitor with a voltage rating 16 V or higher should be selected.

## 8.2.1.2.6 Type III Ripple Circuit

Type III ripple circuit as described in 2/2 > 7.3.11 is chosen for this example. For a constant on time converter to be stable, the injected in-phase ripple should be larger than the capacitive ripple on  $C_{OLIT}$ .

Using type III ripple circuit equations, the target ripple should be greater than the capacitive ripple generated at the primary output.

$$C_r = C6 = 3300 pF$$

$$C_{ac} = C8 = 100 \text{ nF}$$

$$R_{r} \leq \frac{(V_{IN(MIN)} - V_{OUT}) \times T_{ON(VINMIN)}}{(25mV \times C_{r})}$$
(13)

For  $T_{ON}$ , refer to  $\pm 3$ .

Ripple resistor  $R_r$  is calculated to be 57.6 k $\Omega$ . This value provides the minimum ripple for stable operation. A smaller resistance should be selected to allow for variations in  $T_{ON}$ ,  $C_{OUT}$ , and other components.  $R_r$  = R4 = 46.4 k $\Omega$  is selected for this example application.

#### 8.2.1.2.7 V<sub>CC</sub> and Bootstrap Capacitor

The  $V_{CC}$  capacitor provides charge to bootstrap capacitor as well as internal circuitry and low side gate driver. The bootstrap capacitor provides charge to high side gate driver. The recommended value for  $CV_{CC} = C7$  is 1  $\mu$ F. A good value for  $C_{BST} = C1$  is 0.01  $\mu$ F.

## 8.2.1.2.8 Input Capacitor

The input capacitor should be large enough to limit the input voltage ripple and can be calculated using 式 14.

$$C_{\text{IN}} \ge \frac{I_{\text{OUT}(\text{MAX})}}{4 \times f_{\text{SW}} \times \Delta V_{\text{IN}}}$$
(14)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



Choosing a  $\Delta V_{IN}$  = 0.5 V gives a minimum  $C_{IN}$  = 0.68  $\mu$ F. A standard value of 2.2  $\mu$ F is selected for  $C_{IN}$  = C4. The input capacitor should be rated for the maximum input voltage under all conditions. A 50-V, X7R dielectric should be selected for this design.

The input capacitor should be placed directly across  $V_{IN}$  and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a 0.47- $\mu$ F capacitor should be placed near the IC to provide a bypass path for the high-frequency component of the switching current. This helps limit the switching noise.

### 8.2.1.2.9 UVLO Resistors

The UVLO resistors  $R_{FB1}$  and  $R_{FB2}$  set the UVLO threshold and hysteresis according to the following relationship between  $\pm$  15 and  $\pm$  16.

$$V_{IN}(HYS) = I_{HYS} X R_{UV2}$$
 (15)

$$V_{IN} (UVLO, rising) = 1.225V \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
 (16)

#### where


•  $I_{HYS} = 20 \mu A$ 

Setting UVLO hysteresis of 2.5 V and UVLO rising threshold of 12 V results in  $R_{UV1}$  = 14.53 k $\Omega$  and  $R_{UV2}$  = 125 k $\Omega$ . Selecting a standard value of  $R_{UV1}$  = R7 = 14 k $\Omega$  and  $R_{UV2}$  = R5 = 127 k $\Omega$  results in UVLO thresholds and hysteresis of 12.5 V to 2.5 V respectively.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 8.2.1.3 Application Curves



#### 8.2.2 Typical Isolated DC-DC Converter Using LM25017

An isolated supply using LM25017 is shown in  $\boxtimes$  8-5. Inductor (L) in a typical buck circuit is replaced with a coupled inductor (X1). A diode (D1) is used to rectify the voltage on a secondary output. The nominal voltage at the secondary output ( $V_{OUT2}$ ) is given by  $\pm$  17.

$$V_{OUT2} = V_{OUT1} \times \frac{N_S}{N_P} - V_F \tag{17}$$

where

- V<sub>F</sub> is the forward voltage drop of D1
- N<sub>P</sub> and N<sub>S</sub> are the number of turns on the primary and secondary of coupled inductor X1.

For output voltage ( $V_{OUT1}$ ) more than one diode drop above the maximum  $V_{CC}$  (8.55 V), the  $V_{CC}$  pin can be diode connected to  $V_{OUT1}$  for higher efficiency and low dissipation in the IC. See *AN-2292 Designing an Isolated Buck (Flybuck) Converter* (SNVA674) for a complete isolated bias design using the Fly-Buck topology.




図 8-5. Typical Isolated Application Schematic

#### 8.2.2.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in 表 8-2.

表 8-2. Buck Converter Design Specifications

| DESIGN PARAMETERS                            | VALUE        |
|--|--------------|
| Input Range                                  | 15 V to 48 V |
| Primary Output Voltage                       | 5 V          |
| Secondary (Isolated) Output Voltage          | 4.5 V        |
| Maximum Output Current (Primary + Secondary) | 600 mA       |
| Maximum Power Output                         | 3 W          |
| Nominal Switching Frequency                  | 500 kHz      |

#### 8.2.2.2 Detailed Design Procedure

## 8.2.2.2.1 Transformer Turns Ratio

The transformer turns ratio is selected based on the ratio of the primary output voltage to the secondary (isolated) output voltage. In this design example, the two outputs are nearly equal and a 1:1 turns ratio transformer is selected. Therefore, N2 / N1 = 1. If the secondary (isolated) output voltage is significantly higher or lower than the primary output voltage, a turns ratio less than or greater than 1 is recommended. The primary

output voltage is normally selected based on the input voltage range such that the duty cycle of the converter does not exceed 50% at the minimum input voltage. This condition is satisfied if VOUT1 <  $V_{IN\ MIN}$  / 2.

#### 8.2.2.2.2 Total I<sub>OUT</sub>

The total primary referred load current is calculated by multiplying the isolated output load(s) by the turns ratio of the transformer as shown in  $\pm$  18.

$$I_{OUT(MAX)} = I_{OUT1} + I_{OUT2} \times \frac{N2}{N1} = 0.6 \text{ A}$$
 (18)

#### 8.2.2.2.3 RFB1, RFB2

The feedback resistors are selected to set the primary output voltage. The selected value for  $R_{FB1}$  is 3.4 k $\Omega$ .  $R_{FB2}$  can be calculated using the following equations to set  $V_{OUT1}$  to the specified value of 5 V. A standard resistor value of 10.0 k $\Omega$  is selected for  $R_{FB2}$ .

$$V_{OUT1} = 1.225V \times \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (19)

$$\to R_{FB2} = \left(\frac{V_{OUT1}}{1.225} - 1\right) \times R_{FB1} = 10.4 \text{ k}\Omega$$
 (20)

#### 8.2.2.2.4 Frequency Selection

式 21 is used to calculate the value of R<sub>ON</sub> required to achieve the desired switching frequency.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}} \tag{21}$$

Where K = 9 ×  $10^{-11}$ For V<sub>OUT1</sub> of 5 V and f<sub>SW</sub> of 500 kHz, the calculated value of R<sub>ON</sub> is 111 kΩ. A standard value of 124 kΩ is selected for this design to allow for second order effects at high switching frequency that are not included in  $\sharp$  21.

#### 8.2.2.2.5 Transformer Selection

A coupled inductor or a flyback-type transformer is required for this topology. Energy is transferred from primary to secondary when the low-side synchronous switch of the buck converter is conducting.

The maximum inductor primary ripple current that can be tolerated without exceeding the buck switch peak current limit threshold (0.7 A minimum) is given by ₹ 22.

$$\Delta I_{L1} = \left(0.7 - I_{OUT1} - I_{OUT2} \times \frac{N2}{N1}\right) \times 2 = 0.2 \text{ A}$$
(22)

Using the maximum peak-to-peak inductor ripple current  $\Delta I_{L1}$  from  $\precsim$  22, the minimum inductor value is given by  $\precsim$  23.

$$L1 = \frac{V_{IN(MAX)} - V_{OUT}}{\Delta I_{L1} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}} = 44.4 \ \mu H \tag{23}$$

A higher value of 100  $\mu$ H is selected to insure the high-side switch current does not exceed the minimum peak current limit threshold. With this inductance, the inductor current ripple is  $\Delta I_{L1}$ = 90 mA at the maximum  $V_{IN}$ .

#### 8.2.2.2.6 Primary Output Capacitor

In a conventional buck converter the output ripple voltage is calculated as shown in 式 24.

$$\Delta V_{OUT} = \frac{\Delta I_{L1}}{8 \times f \times C_{OUT1}}$$
 (24)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



To limit the primary output ripple voltage  $\Delta V_{OUT1}$  to approximately 25 mV, an output capacitor  $C_{OUT1}$  of 0.9  $\mu F$ would be required for a conventional buck.

$$\Delta V_{OUT1} = \frac{\left(I_{OUT2} \times \frac{N2}{N1}\right) \times T_{ON(MAX)}}{C_{OUT1}}$$

$$T_{ON(MAX)} \times I_{OUT2} \times N2/N1$$

$$I_{L_2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

図 8-6. Current Waveforms for C<sub>OUT1</sub> Ripple Calculation

To limit the primary output ripple voltage to approximately 100 mV, an output capacitor of 4  $\mu$ F is required. A standard 4.7- $\mu$ F, 16 V capacitor is selected for this design. If lower output voltage ripple is required, a higher value should be selected for  $C_{OUT1}$  and/or  $C_{OUT2}$ .

#### 8.2.2.2.7 Secondary Output Capacitor

A simplified waveform for secondary output current  $(I_{OUT2})$  is shown in  $\boxtimes$  8-7.




図 8-7. Secondary Current Waveforms for C<sub>OUT2</sub> Ripple Calculation

The secondary output current ( $I_{OUT2}$ ) is sourced by  $C_{OUT2}$  during on-time of the buck switch,  $T_{ON}$ . Ignoring the current transition times in the secondary winding, the secondary output capacitor ripple voltage can be calculated using  $\stackrel{>}{\underset{\sim}{\sim}} 26$ .

$$\Delta V_{\text{OUT2}} = \frac{I_{\text{OUT2}} \times T_{\text{ON (MAX)}}}{C_{\text{OUT2}}}$$
(26)

For a 1:1 transformer turns ratio, the primary and secondary voltage ripple equations are identical. A  $C_{OUT2}$  value of 2.2  $\mu F$  is chosen for this design.

If lower output voltage ripple is required, a higher value should be selected for C<sub>OUT1</sub> and/or C<sub>OUT2</sub>.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 8.2.2.2.8 Type III Feedback Ripple Circuit

Type III ripple circuit as described in  $2722 \times 7.3.11$  is required for the Fly-Buck topology. Type I and Type II ripple circuits use series resistance and the triangular inductor ripple current to generate ripple at  $V_{OUT}$  and the FB pin. The primary ripple current of a Fly-Buck is the combination or primary and reflected secondary currents as illustrated in 28-6. In the Fly-Buck topology, Type I and Type II ripple circuits suffer from large jitter as the reflected load current affects the feedback ripple.




図 8-8. Type III Ripple Circuit

Selecting the Type III ripple components using the equations from Ripple Configuration will ensure that the FB pin ripple is greater than the capacitive ripple from the primary output capacitor  $C_{OUT1}$ . The feedback ripple component values are chosen as shown in  $\stackrel{\sim}{\to}$  27.

$$R_r C_r \le \frac{(V_{\text{IN}(\text{MIN})} - V_{\text{OUT}}) \times T_{\text{ON}}}{100 \text{ mV}}$$
(27)

The calculated value for Rr is 66 k $\Omega$ . This value provides the minimum ripple for stable operation. A smaller resistance should be selected to allow for variations in  $T_{ON}$ ,  $C_{OUT1}$  and other components. For this design, Rr value of 46.4 k $\Omega$  is selected.

#### 8.2.2.2.9 Secondary Diode

The reverse voltage across secondary-rectifier diode D1 when the high-side buck switch is off can be calculated using  $\frac{1}{2}$  28.

$$V_{D1} = \frac{N2}{N1} V_{IN}$$
 (28)

For a V<sub>IN MAX</sub> of 48 V and the 1:1 turns ratio of this design, a 60 V Schottky is selected.

## 8.2.2.2.10 V<sub>CC</sub> and Bootstrap Capacitor

A 1- $\mu F$  capacitor of 16 V or higher rating is recommended for the  $V_{CC}$  regulator bypass capacitor.

A good value for the BST pin bootstrap capacitor is 0.01-µF with a 16 V or higher rating.

## 8.2.2.2.11 Input Capacitor

The input capacitor is typically a combination of a smaller bypass capacitor located near the regulator IC and a larger bulk capacitor. The total input capacitance should be large enough to limit the input voltage ripple to a desired amplitude. For input ripple voltage  $\Delta V_{IN}$ ,  $C_{IN}$  can be calculated using  $\not \equiv 29$ .

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{4 \times f \times \Delta V_{IN}} \tag{29}$$

Choosing a  $\Delta V_{IN}$  of 0.5 V gives a minimum  $C_{IN}$  of 0.6  $\mu$ F. A standard value of 0.47  $\mu$ F is selected for  $C_{BYP}$  in this design. A bulk capacitor of higher value reduces voltage spikes due to parasitic inductance between the power

www.tij.co.jp

source to the converter. A standard value of 2.2 µF is selected for C<sub>IN</sub> in this design. The voltage ratings of the two input capacitors should be greater than the maximum input voltage under all conditions.

#### 8.2.2.2.12 UVLO Resistors

UVLO resistors  $R_{UV1}$  and  $R_{UV2}$  set the undervoltage lockout threshold and hysteresis according to  $\pm$  30 and  $\pm$ 

$$V_{\text{IN (HYS)}} = I_{\text{HYS}} \times R_{\text{UV2}} \tag{30}$$

$$V_{IN}(UVLO, rising) = 1.225 \text{ V} \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
(31)

#### where

•  $I_{HYS} = 20 \mu A$ , typical.


For a UVLO hysteresis of 2.5 V and UVLO rising threshold of 15 V,  $\stackrel{>}{
m I}$  30 and  $\stackrel{>}{
m I}$  31 require R<sub>UV1</sub> of 11.8 kΩ and  $R_{UV2}$  of 127 k $\Omega$  and these values are selected for this design example.

#### 8.2.2.2.13 V<sub>CC</sub> Diode

Diode D2 is an optional diode connected between V<sub>OUT1</sub> and the V<sub>CC</sub> regulator output pin. When V<sub>OUT1</sub> is more than one diode drop greater than the  $V_{CC}$  voltage, the  $V_{CC}$  bias current is supplied from  $V_{OUT1}$ . This results in reduced power losses in the internal V<sub>CC</sub> regulator which improves converter efficiency. V<sub>OUT1</sub> must be set to a voltage at least one diode drop higher than 8.55 V (the maximum V<sub>CC</sub> voltage) if D2 is used to supply bias current.



# 8.2.2.3 Application Curves





# **9 Power Supply Recommendations**

LM25017 is a power management device. The power supply for the device is any dc voltage source within the specified input range.



# 10 Layout

# 10.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

- C<sub>IN</sub>: The loop consisting of input capacitor (C<sub>IN</sub>), V<sub>IN</sub> pin, and RTN pin carries switching currents. Therefore, the input capacitor should be placed close to the IC, directly across V<sub>IN</sub> and RTN pins and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of input capacitance near the IC. A good practice is to use a 0.1-μF or 0.47-μF capacitor directly across the V<sub>IN</sub> and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see 区 10-1).
- C<sub>VCC</sub> and C<sub>BST</sub>: The V<sub>CC</sub> and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area should be minimized (see 図 10-1).
- The Feedback trace carries the output voltage information and a small ripple component that is necessary for
  proper operation of LM25017 device. Therefore, care should be taken while routing the feedback trace to
  avoid coupling any noise to this pin. In particular, feedback trace should not run close to magnetic
  components, or parallel to any other switching trace.
- SW trace: The SW node switches rapidly between V<sub>IN</sub> and GND every cycle and is therefore a possible source of noise. The SW node area should be minimized. In particular, the SW node should not be inadvertently connected to a copper plane or pour.

## 10.2 Layout Example




図 10-1. Placement of Bypass Capacitors

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 11 Device and Documentation Support

# 11.1 Device Support

## 11.1.1 Development Support

#### 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM25017 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

- AN-1481Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs
- AN-2292 Designing an Isolated Buck (Flybuck) Converter
- LM25017 Evaluation Board
- LM25017 Isolated Buck (FlyBuck) User's Guide

# 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 11.5 Trademarks

Fly-Buck<sup>™</sup> and Tl E2E<sup>™</sup> are trademarks of Texas Instruments.

is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



# 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com

9-Nov-2025

# **PACKAGING INFORMATION**

| Orderable part number | Status (1) | Material type | Package   Pins           | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|--------------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| LM25017MR/NOPB        | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 95   TUBE             | Yes             | NIPDAU   SN                   | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MR/NOPB.A      | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 95   TUBE             | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MR/NOPB.B      | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 95   TUBE             | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRE/NOPB       | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 250   SMALL T&R       | Yes             | NIPDAU   SN                   | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRE/NOPB.A     | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRE/NOPB.B     | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRX/NOPB       | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 2500   LARGE T&R      | Yes             | NIPDAU   SN                   | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRX/NOPB.A     | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 2500   LARGE T&R      | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017MRX/NOPB.B     | Active     | Production    | SO PowerPAD<br>(DDA)   8 | 2500   LARGE T&R      | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -40 to 125   | L25017<br>MR     |
| LM25017SD/NOPB        | Active     | Production    | WSON (NGU)   8           | 1000   SMALL T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SD/NOPB.A      | Active     | Production    | WSON (NGU)   8           | 1000   SMALL T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SD/NOPB.B      | Active     | Production    | WSON (NGU)   8           | 1000   SMALL T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDE/NOPB       | Active     | Production    | WSON (NGU)   8           | 250   SMALL T&R       | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDE/NOPB.A     | Active     | Production    | WSON (NGU)   8           | 250   SMALL T&R       | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDE/NOPB.B     | Active     | Production    | WSON (NGU)   8           | 250   SMALL T&R       | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDX/NOPB       | Active     | Production    | WSON (NGU)   8           | 4500   LARGE T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDX/NOPB.A     | Active     | Production    | WSON (NGU)   8           | 4500   LARGE T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |
| LM25017SDX/NOPB.B     | Active     | Production    | WSON (NGU)   8           | 4500   LARGE T&R      | Yes             | SN                            | Level-1-260C-UNLIM         | -40 to 125   | L25017           |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



# PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Jul-2025

# TAPE AND REEL INFORMATION





| _  | <u> </u>  |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device          | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LM25017MRE/NOPB | SO<br>PowerPAD  | DDA                | 8 | 250  | 177.8                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |
| LM25017MRE/NOPB | SO<br>PowerPAD  | DDA                | 8 | 250  | 330.0                    | 12.5                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| LM25017MRX/NOPB | SO<br>PowerPAD  | DDA                | 8 | 2500 | 330.0                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |
| LM25017MRX/NOPB | SO<br>PowerPAD  | DDA                | 8 | 2500 | 330.0                    | 12.5                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| LM25017SD/NOPB  | WSON            | NGU                | 8 | 1000 | 177.8                    | 12.4                     | 4.3        | 4.3        | 1.3        | 8.0        | 12.0      | Q1               |
| LM25017SDE/NOPB | WSON            | NGU                | 8 | 250  | 177.8                    | 12.4                     | 4.3        | 4.3        | 1.3        | 8.0        | 12.0      | Q1               |
| LM25017SDX/NOPB | WSON            | NGU                | 8 | 4500 | 330.0                    | 12.4                     | 4.3        | 4.3        | 1.3        | 8.0        | 12.0      | Q1               |



www.ti.com 23-Jul-2025




# \*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM25017MRE/NOPB | SO PowerPAD  | DDA             | 8    | 250  | 208.0       | 191.0      | 35.0        |
| LM25017MRE/NOPB | SO PowerPAD  | DDA             | 8    | 250  | 340.5       | 338.1      | 20.6        |
| LM25017MRX/NOPB | SO PowerPAD  | DDA             | 8    | 2500 | 356.0       | 356.0      | 36.0        |
| LM25017MRX/NOPB | SO PowerPAD  | DDA             | 8    | 2500 | 353.0       | 353.0      | 32.0        |
| LM25017SD/NOPB  | WSON         | NGU             | 8    | 1000 | 210.0       | 185.0      | 35.0        |
| LM25017SDE/NOPB | WSON         | NGU             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| LM25017SDX/NOPB | WSON         | NGU             | 8    | 4500 | 367.0       | 367.0      | 35.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

# **TUBE**




\*All dimensions are nominal

| Device           | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LM25017MR/NOPB   | DDA          | HSOIC        | 8    | 95  | 507.79 | 8      | 630    | 4.32   |
| LM25017MR/NOPB   | DDA          | HSOIC        | 8    | 95  | 495    | 8      | 4064   | 3.05   |
| LM25017MR/NOPB.A | DDA          | HSOIC        | 8    | 95  | 495    | 8      | 4064   | 3.05   |
| LM25017MR/NOPB.A | DDA          | HSOIC        | 8    | 95  | 507.79 | 8      | 630    | 4.32   |
| LM25017MR/NOPB.B | DDA          | HSOIC        | 8    | 95  | 507.79 | 8      | 630    | 4.32   |
| LM25017MR/NOPB.B | DDA          | HSOIC        | 8    | 95  | 495    | 8      | 4064   | 3.05   |



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PLASTIC SMALL OUTLINE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE




## NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE



#### NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月