

LMx85-2.5、LM385B-2.5マイクロパワー基準電圧

1 特長

- 動作電流範囲 20 μ A~20mA
- 1.5%および3%の初期電圧許容誤差
- 基準インピーダンス
 - LM385: 25 $^{\circ}$ Cで最大1 Ω
 - すべてのデバイス: 温度範囲全体にわたって最大1.5 Ω
- 非常に低い消費電力

2 アプリケーション

- 携帯型メータ基準
- 携帯型テスト機器
- バッテリ動作のシステム
- 電流ループ計測機器
- パネル・メータ

3 概要

LMx85-2.5およびLM385Bはマイクロパワー、2端子、バンドギャップの基準電圧で、20 μ A~20mAの電流範囲で動作し、動的インピーダンスが非常に低く、温度に対する安定性が優れています。オンチップのトリムにより、電圧の許容誤差が小さくなっています。これらのデバイスのバンドギャップ基準は低ノイズで、長期的に安定しています。

これらのデバイスは設計上、容量性負荷に対する許容性が非常に高いため、ほとんどの基準アプリケーションで簡単に使用できます。動的な動作温度範囲が広いこと、各種の電流源に適合でき、レギュレーションに優れています。

このシリーズは消費電力が非常に小さいため、マイクロパワー回路で有用です。これらの基準電圧は携帯型のメータ、レギュレータ、汎用アナログ回路に使用でき、製品寿命に近いバッテリー寿命を実現します。動作電流範囲が広いこと、古い基準電圧を、より許容誤差の小さい部品に交換できます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LMx85D-2-5、 LM385BD-2-5	SOIC (8)	4.90mm×3.90mm
LMx85LP-2-5、 LM385BLP-2-5	TO-92 (3)	4.30mm×4.30mm
LM385PW-2-5、 LM385BPW-2-5	TSSOP (8)	3.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

概略回路図



目次

1	特長	1	8	Application and Implementation	9
2	アプリケーション	1	8.1	Application Information	9
3	概要	1	8.2	Typical Application	9
4	改訂履歴	2	8.3	System Examples	10
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	11
6	Specifications	4	10	Layout	11
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	11
6.2	ESD Ratings	4	10.2	Layout Example	11
6.3	Recommended Operating Conditions	4	11	デバイスおよびドキュメントのサポート	12
6.4	Thermal Information	4	11.1	関連リンク	12
6.5	Electrical Characteristics	5	11.2	ドキュメントの更新通知を受け取る方法	12
6.6	Typical Characteristics	6	11.3	コミュニティ・リソース	12
7	Detailed Description	8	11.4	商標	12
7.1	Overview	8	11.5	静電気放電に関する注意事項	12
7.2	Functional Block Diagram	8	11.6	Glossary	12
7.3	Feature Description	8	12	メカニカル、パッケージ、および注文情報	12
7.4	Device Functional Modes	8			

4 改訂履歴

Revision K (March 2016) から Revision L に変更

Page



- Changed ANODE pin description from: Shunt Current/Voltage input to: Common pin, normally connected to ground..... 3
- Changed CATHODE pin description from: Common pin, normally connected to ground to: Shunt Current/Voltage input ... 3

Revision J (March 2005) から Revision K に変更

Page

- 「特長」セクション、「製品情報」表、目次、「改訂履歴」セクション、「ピン構成および機能」セクション、「仕様」セクション、「絶対最大定格」表、「ESD定格」表、「熱に関する情報」表、「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加..... 1

5 Pin Configuration and Functions



Pin Functions

NAME	PIN NO.			TYPE	DESCRIPTION
	SOIC	TSSOP	TO-92		
ANODE	4		1	I	Common pin, typically connected to ground
CATHODE		8	2	O	Shunt Current/Voltage Input
NC	1, 2, 3, 5, 6, 7		3	—	No Internal Connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
I_R	Reverse current		30	mA
I_F	Forward current		10	mA
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
I_Z	Reference current	0.02	20	mA
T_A	Operating free-air temperature	LM285-2.5	-40	85
		LM385-2.5, LM385B-2.5	0	70

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LMx85-2.5, LM385B-2.5			UNIT	
	D (SOIC)	LP (T0-92)	PW (TSSOP)		
	8 PINS	3 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112	157	168.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.5	80.3	53.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.1	N/A	96.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	15.8	24.6	4.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	51.7	136.2	94.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) (SPRA953) application report.

6.5 Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LM285-2.5							
V_Z	Reference voltage	$I_Z = 20\ \mu\text{A}$ to 20 mA		2.462	2.5	2.538	V
$^{\alpha}V_Z$	Average temperature coefficient of reference voltage ⁽¹⁾	$I_Z = 20\ \mu\text{A}$ to 20 mA	Full range ⁽²⁾		± 20		ppm/ $^\circ\text{C}$
ΔV_Z	Change in reference voltage with current	$I_Z = 20\ \mu\text{A}$ to 1 mA	$T_A = 25^\circ\text{C}$			1	mV
			Full range			1.5	
		$I_Z = 1\ \text{mA}$ to 20 mA	$T_A = 25^\circ\text{C}$			10	
			Full range			30	
$\Delta V_Z/\Delta t$	Long-term change in reference voltage	$I_Z = 100\ \mu\text{A}$			± 20		ppm/khr
$I_{Z(\text{MIN})}$	Minimum reference current	Full range			8	20	μA
z_z	Reference impedance	$I_Z = 100\ \mu\text{A}$	$T_A = 25^\circ\text{C}$		0.2	0.6	Ω
			Full range			1.5	
V_n	Broadband noise voltage	$I_Z = 100\ \mu\text{A}$, $f = 10\ \text{Hz}$ to 10 kHz			120		μV
LM385-2.5							
V_Z	Reference voltage	$I_Z = 20\ \mu\text{A}$ to 20 mA		2.425	2.5	2.575	V
$^{\alpha}V_Z$	Average temperature coefficient of reference voltage ⁽¹⁾	$I_Z = 20\ \mu\text{A}$ to 20 mA	Full range ⁽²⁾		± 20		ppm/ $^\circ\text{C}$
ΔV_Z	Change in reference voltage with current	$I_Z = 20\ \mu\text{A}$ to 1 mA	$T_A = 25^\circ\text{C}$			2	mV
			Full range			2	
		$I_Z = 1\ \text{mA}$ to 20 mA	$T_A = 25^\circ\text{C}$			20	
			Full range			30	
$\Delta V_Z/\Delta t$	Long-term change in reference voltage	$I_Z = 100\ \mu\text{A}$			± 20		ppm/khr
$I_{Z(\text{MIN})}$	Minimum reference current	Full range			8	20	μA
z_z	Reference impedance	$I_Z = 100\ \mu\text{A}$	$T_A = 25^\circ\text{C}$		0.4	1	Ω
			Full range			1.5	
V_n	Broadband noise voltage	$I_Z = 100\ \mu\text{A}$, $f = 10\ \text{Hz}$ to 10 kHz			120		μV
LM385B-2.5							
V_Z	Reference voltage	$I_Z = 20\ \mu\text{A}$ to 20 mA		2.462	2.5	2.538	V
$^{\alpha}V_Z$	Average temperature coefficient of reference voltage ⁽¹⁾	$I_Z = 20\ \mu\text{A}$ to 20 mA	Full range ⁽²⁾		± 20		ppm/ $^\circ\text{C}$
ΔV_Z	Change in reference voltage with current	$I_Z = 20\ \mu\text{A}$ to 1 mA	$T_A = 25^\circ\text{C}$			2	mV
			Full range			2	
		$I_Z = 1\ \text{mA}$ to 20 mA	$T_A = 25^\circ\text{C}$			20	
			Full range			30	
$\Delta V_Z/\Delta t$	Long-term change in reference voltage	$I_Z = 100\ \mu\text{A}$			± 20		ppm/khr
$I_{Z(\text{MIN})}$	Minimum reference current	Full range			8	20	μA
z_z	Reference impedance	$I_Z = 100\ \mu\text{A}$	$T_A = 25^\circ\text{C}$		0.4	1	Ω
			Full range			1.5	
V_n	Broadband noise voltage	$I_Z = 100\ \mu\text{A}$, $f = 10\ \text{Hz}$ to 10 kHz			120		μV

(1) The average temperature coefficient of reference voltage is defined as the total change in reference voltage divided by the specified temperature range.

(2) Full range is 0°C to 70°C for the LM385-2.5 and LM385B-2.5, and -40°C to 85°C for the LM285-2.5.

6.6 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




Figure 1. Reverse Current vs Reverse Voltage




Figure 2. Reference Voltage Change vs Reverse Current




Figure 3. Forward Voltage vs Forward Current




Figure 4. Reference Voltage vs Free-Air Temperature




Figure 5. Reference Impedance vs Reference Current




Figure 6. Reference Impedance vs Frequency

Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.





Figure 7. Noise Voltage vs Frequency

7 Detailed Description

7.1 Overview

The LMx85-2.5 and LM385B-2.5 devices maintain a nearly constant voltage between the cathode and anode of 2.5 V when the minimum cathode current up to the recommended maximum is provided. See [Recommended Operating Conditions](#) for recommended minimum cathode current.

7.2 Functional Block Diagram



7.3 Feature Description

A band-gap voltage reference controls a high-gain amplifier and shunt pass element to maintain a nearly constant voltage between the cathode and anode of 2.5 V. Regulation occurs after a minimum current is provided to power the voltage divider and amplifier. Internal frequency compensation provides a stable loop for all capacitive loads. Floating shunt design is useful for both positive and negative regulation applications.

7.4 Device Functional Modes

The LMx85-2.5 and LM385B-2.5 devices have a single functional mode. These devices can be used as 2.5-V fixed voltage references. The reference voltage cannot be adjusted for these devices.

For a proper Reverse Voltage to be developed, current must be sourced into the cathode of LM285. The minimum current needed for proper regulation is denoted in [Electrical Characteristics](#) as $I_{Z(MIN)}$.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMx85-2.5 and LM385B-2.5 devices create a voltage reference for use in a variety of applications including amplifiers, power supplies, and current-sensing circuits.

8.2 Typical Application

Figure 8 shows how to use these devices to establish a 2.5-V source from a 9-V battery.




Figure 8. Reference From a 9-V Battery

8.2.1 Design Requirements

The key design requirement when using this device as a voltage reference is to supply the LM385 with a minimum Cathode Current (I_Z), as indicated in [Electrical Characteristics](#).

8.2.2 Detailed Design Procedure

To generate a constant and stable reference voltage, a current greater than $I_{Z(MIN)}$ must be sourced into the cathode of this device. This can be accomplished using a current regulating device such as LM334 or a simple resistor. For a resistor, its value should be equal to or greater than $(V_{supply} - V_{reference}) \div I_{Z(MIN)}$.

8.2.3 Application Curve





Figure 9. Device Transient Response

8.3 System Examples

8.3.1 Thermocouple Cold-Junction Compensator

Figure 10 shows how to use the LM385-2.5 in a circuit for thermocouple cold-junction compensation.



† Adjust for 12.17 mV at 25°C across 412 Ω

Figure 10. Thermocouple Cold-Junction Compensator

8.3.2 Generating Reference Voltage With a Constant Current Source

The LM334 device can be used to set the cathode current of the LM385-2.5 device over a wide range of input voltages to ensure proper voltage regulation by the LM385-2.5 device.




Figure 11. Generating Reference Voltage With a Constant Current Source Device

9 Power Supply Recommendations

The supply voltage should be current limited to ensure that the maximum cathode current is not exceeded.

For applications shunting high currents (30 mA maximum), pay attention to the cathode and anode trace lengths, and adjust the width of the traces to have the proper current density.

10 Layout

10.1 Layout Guidelines

Figure 12 shows an example of a PCB layout of LMx85x-2.5. Some key V_{ref} noise considerations are:

- It is optional to connect a low-ESR, 0.1- μ F (C_L) ceramic bypass capacitor on the cathode pin node.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible and only make perpendicular crossings when absolutely necessary.

10.2 Layout Example




Figure 12. Layout Diagram

11 デバイスおよびドキュメントのサポート

11.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 1. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
LM285-2.5	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LM385-2.5	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LM385B-2.5	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM285D-2-5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	285-25	
LM285DG4-2-5	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		
LM285DR-2-5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	285-25	
LM285DRG4-2-5	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85		
LM285LP-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 85	285-25	Samples
LM285LPE3-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	285-25	Samples
LM285LPR-2-5	ACTIVE	TO-92	LP	3	2000	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 85	285-25	Samples
LM285LPRE3-2-5	ACTIVE	TO-92	LP	3	2000	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	285-25	Samples
LM385BD-2-5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	385B25	
LM385BDE4-2-5	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	0 to 70		
LM385BLP-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI SN	N / A for Pkg Type	0 to 70	385B25	Samples
LM385BLPE3-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI	N / A for Pkg Type	0 to 70	385B25	Samples
LM385BLPR-2-5	ACTIVE	TO-92	LP	3	2000	RoHS & Green	Call TI SN	N / A for Pkg Type	0 to 70	385B25	Samples
LM385BPWR-2-5	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	385B25	Samples
LM385D-2-5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	385-25	
LM385DR-2-5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	385-25	
LM385DRG4-2-5	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70		
LM385LP-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI SN	N / A for Pkg Type	0 to 70	385-25	Samples
LM385LPE3-2-5	ACTIVE	TO-92	LP	3	1000	RoHS & Green	Call TI	N / A for Pkg Type	0 to 70	385-25	Samples
LM385LPR-2-5	ACTIVE	TO-92	LP	3	2000	RoHS & Green	Call TI SN	N / A for Pkg Type	0 to 70	385-25	Samples
LM385PWR-2-5	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	385-25	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

⁽³⁾ **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM385BPWR-2-5	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM385PWR-2-5	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM385BPWR-2-5	TSSOP	PW	8	2000	367.0	367.0	35.0
LM385PWR-2-5	TSSOP	PW	8	2000	367.0	367.0	35.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

LP 3

TO-92 - 5.34 mm max height

TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040001-2/F

LP0003A



PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



4215214/B 04/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead dimensions are not controlled within this area.
4. Reference JEDEC TO-226, variation AA.
5. Shipping method:
 - a. Straight lead option available in bulk pack only.
 - b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.

EXAMPLE BOARD LAYOUT

LP0003A

TO-92 - 5.34 mm max height

TO-92



LAND PATTERN EXAMPLE
STRAIGHT LEAD OPTION
NON-SOLDER MASK DEFINED
SCALE:15X



LAND PATTERN EXAMPLE
FORMED LEAD OPTION
NON-SOLDER MASK DEFINED
SCALE:15X

4215214/B 04/2017

TAPE SPECIFICATIONS

LP0003A

TO-92 - 5.34 mm max height

TO-92



FOR FORMED LEAD OPTION PACKAGE

4215214/B 04/2017

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated