

LM5140-Q1 Wide Input Range Dual Synchronous Buck Controller

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following
 - Device Temperature Grade 1: -40°C to $+125^{\circ}\text{C}$ Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- Input Operating Range from 3.8 V to 65 V (70 V Absolute Maximum)
- Two Interleaved Buck Controllers With:
 - VOUT1 Fixed 3.3 V, 5 V, or Adjustable from 1.5 V – 15 V, Accuracy $\pm 1\%$
 - VOUT2 Fixed 5 V, 8 V, or Adjustable from 1.5 V – 15 V, Accuracy $\pm 1\%$
- Fixed 2.2-MHz or 440-kHz Switching Frequency, Accuracy $\pm 7\%$
- Optional Synchronization to an External Clock
- SYNC Output Clock for Additional Converters
- Shutdown Mode Current: 9 μA Typical
- No Load Standby Current: 35 μA Typical (One Channel Operating)
- Current Limit Threshold Programmable to 50 mV or 75 mV, Accuracy $\pm 10\%$
- Independent Enable Inputs for VOUT1 and VOUT2
- Hiccup Mode Protection for Sustained Overload
- Independent Power Good Outputs
- High-Side and Low-Side Gate Drivers With Adjustable Slew Rate Control
- Selectable Diode Emulation or Continuous Conduction at Light Load
- 40-Pin VQFN Package With Wettable Flanks

2 Applications

- Automotive Electronics
- Infotainment Systems
- Instrument Clusters
- Advanced Driver Assistance (ADAS)

3 Description

The LM5140-Q1 is a dual synchronous buck controller intended for high voltage wide V_{IN} step-down converter applications. The control method is based on current mode control. Current mode control provides inherent line feedforward, cycle-by-cycle current limiting, and easier loop compensation.

The LM5140-Q1 features adjustable slew rate control to simplify compliance with the CISPR and automotive EMI requirements. The LM5140-Q1 operates at selectable switching frequencies of 2.2 MHz or 440 kHz with the two controller channels switching 180° out of phase. In light or no-load conditions, the LM5140-Q1 operates in skip cycle mode for improved low power efficiency. The LM5140-Q1 includes a high voltage bias regulator with automatic switchover to an external bias supply to improve efficiency and reduce input current. Additional features include frequency synchronization, cycle-by-cycle current limit, hiccup mode fault protection for sustained overloads, independent power good outputs, and independent enable inputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5140-Q1	VQFN (40)	6.00 mm x 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents


1 Features	1	7.3 Feature Description.....	16
2 Applications	1	7.4 Device Functional Modes.....	23
3 Description	1	8 Application and Implementation	26
4 Revision History	2	8.1 Application Information.....	26
5 Pin Configuration and Functions	3	8.2 Typical Application	26
6 Specifications	5	9 Power Supply Recommendations	38
6.1 Absolute Maximum Ratings	5	10 Layout	38
6.2 ESD Ratings.....	5	10.1 Layout Guidelines	38
6.3 Recommended Operating Conditions.....	6	10.2 Layout Example	39
6.4 Thermal Information	6	11 Device and Documentation Support	41
6.5 Electrical Characteristics.....	7	11.1 Receiving Notification of Documentation Updates	41
6.6 Switching Characteristics	9	11.2 Community Resources.....	41
6.7 Typical Characteristics	11	11.3 Trademarks	41
7 Detailed Description	14	11.4 Electrostatic Discharge Caution.....	41
7.1 Overview	14	11.5 Glossary	41
7.2 Functional Block Diagram	15	12 Mechanical, Packaging, and Orderable Information	41

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (January 2016) to Revision A	Page
• Updated data sheet text to the latest TI documentation and translations standards	1
• Added AEC-Q100 Test Guidance bullets to <i>Features</i>	1
• Added content to the <i>Minimum Output Voltage Adjustment</i> section	21
• Changed Equation 11	22
• Changed content and Equation 12 in <i>Slope Compensation</i> section	23
• Changed content and Equation 14 and Equation 15 in <i>Inductor Calculation</i> section	27
• Changed Equation 39	30
• Changed Equation 41	31
• Changed content and Equation 52 through Equation 55 in <i>Control Loop</i> section	34
• Changed content, Equation 57 , and Equation 60 through Equation 63 in <i>Error Amplifier</i> section	35
• Added equations Equation 56 , Equation 58 and Equation 61 in <i>Error Amplifier</i> section	35
• Changed Figure 38	36
• Changed Equation 64	36

5 Pin Configuration and Functions



Connect Exposed Pad on bottom to AGND and PGND on the PCB.

Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SS2	I	Channel 2 soft-start programming pin. An external capacitor and an internal 20- μ A current source set the ramp rate of the internal error amplifier reference during soft-start. Pulling SS pin below 80 mV turns off the channel 2 gate driver outputs, but all the other functions remain active.
2	COMP2	O	Output of the channel 2 transconductance error amplifier.
3	FB2	I	Feedback input of channel 2. Connect the FB2 pin to VDD for a 5-V output or connect FB2 to ground for a fixed 8-V output. A resistive divider from the VOUT2 to the FB2 pin sets the output voltage level between 1.5 V and 15 V. The regulation threshold at the FB2 pin is 1.2 V.
4	CS2	I	Channel 2 current sense amplifier input. Make a low current Kelvin connection between this pin and the inductor side of the external current sense resistor.
5	VOUT2	I	Output and the current sense amplifier input of channel 2. Connect this pin to the output side of the channel 2 current sense resistor.
6	VCCX	I	Optional input for an external bias supply. If VCCX > 4.5 V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. If VCCX is unused, it must be grounded.
7	PG2	O	An open-collector output which goes low if VOUT2 is outside a specified regulation window.
8	HOL2	O	Channel 2 high-side gate driver turnoff output.
9	HO2	O	Channel 2 high-side gate driver turnon output.
10	SW2	I	Switching node of the channel 2 buck regulator. Connect to the bootstrap capacitor, the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET.
11	HB2	O	Channel 2 high-side driver supply for bootstrap gate drive.
12	LOL2	O	Channel 2 low-side gate driver turnoff output.
13	LO2	O	Channel 2 low-side gate driver turnon output.
14	PGND2	G	Power ground connection pin for low-side NMOS gate driver.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NO.	NAME		
15	VCC	P	VCC bias supply pin. Pin 15 and pin 16 must to be connected together on the PCB.
16	VCC	P	VCC bias supply pin. Pin 15 and pin 16 must to be connected together on the PCB.
17	PGND1	G	Power ground connection pin for low-side NMOS gate driver.
18	LO1	O	Channel 1 low-side gate driver turnon output.
19	LOL1	O	Channel 1 low-side gate driver turnoff output.
20	HB1	O	Channel 1 high-side driver supply for bootstrap gate drive.
21	SW1	I	Switching node of the channel 1 buck regulator. Connect to the bootstrap capacitor, the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET.
22	HO1	O	Channel 1 high-side gate driver turnon output
23	HOL1	O	Channel 1 high-side gate driver turnoff output.
24	PG1	O	An open-collector output which goes low if VOUT1 is outside a specified regulation window.
25	VIN	P	Supply voltage input source for the VCC regulators.
26	VOUT1	I	VOUT1 and current sense amplifier input of channel 1. Connect to the output side of the channel 1 current sense resistor.
27	CS1	I	Channel 1 current sense amplifier input. Make a low current Kelvin connection between this pin and the inductor side of the external current sense resistor.
28	FB1	I	Feedback input of channel 1. Connect the FB1 pin to VDDA for a 3.3-V output or connect FB1 to ground for a 5-V output. A resistive divider from the VOUT1 to the FB1 pin sets the output voltage level between 1.5 V and 15 V. The regulation threshold at the FB1 pin is 1.2 V.
29	COMP1	O	Output of the channel 1 transconductance error amplifier.
30	SS1	I	Channel 2 soft-start programming pin. An external capacitor and an internal 20- μ A current source set the ramp rate of the internal error amplifier reference during soft-start. Pulling SS pin below 80 mV turns off the channel 1 gate driver outputs, but the all the other function remain active.
31	EN1	I	An active high logic input enables channel 1.
32	RES	O	Restart timer pin. An external capacitor configures the hiccup mode current limiting. The capacitor at the RES pin determines the time the controller remains off before automatically restarting in hiccup mode. The two regulator channels operate independently. One channel may operate in normal mode while the other is in hiccup mode overload protection. The hiccup mode commences when either channel experiences 512 consecutive PWM cycles with cycle-by-cycle current limiting. Connect the RES pin to VDD during power up to disable hiccup mode protection.
33	DEMB	I	Diode Emulation pin. If the DEMB pin is grounded, diode emulation is enabled. If it is connected to VDDA the LM5140-Q1 operates in FPWM mode with continuous conduction at light loads.
34	ILSET	I	Current Limit Threshold pin. Connecting the ILSET pin to VDDA sets the current limit threshold to 73 mV for channel 1 and channel 2. Connecting the ILSET pin to GND sets the current limit thresholds to 48 mV.
35	AGND	G	Analog ground connection. Ground return for the internal voltage reference and analog circuits.
36	VDDA	P	Internal analog bias regulator output. Connect a capacitor from the VDDA pin the AGND.
37	OSC	I	Frequency selection pin. Connecting the OSC pin to VDDA selects the default oscillator frequency of 2.2 MHz. Connecting the OSC pin to ground sets frequency to 440 kHz.
38	SYNIN	I	Sync input pin. The internal oscillator can be synchronized to an external clock. If the synchronization feature is not used, the SYNIN pin must be connected to AGND.
39	SYNOUT	O	Sync output pin. The TTL level output signal is 180° out of phase with the HO1 gate drive of channel 1.
40	EN2	I	An active high logic input enables channel 2.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN	-0.3	70	V
	SW1, SW2 to PGND	-0.3	70	V
	SW1, SW2 to PGND (20ns transient)	-5		V
	HB1 to SW1, HB2 to SW2	-0.3	6.5	V
	HB1 to SW1, HB2 to SW2 (20ns transient)	-5		V
	HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2	-0.3	HB + 0.3	V
	HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2 (20ns transient)	-5		V
	LO1, LOL1, LO2, LOL2 to PGND	-0.3	VCC + 0.3	V
	LO1, LOL1, LO2, LOL2 to PGND (20ns transient)	-1.5	VCC + 0.3	V
	OSC, SS1, SS2, COMP1, COMP2, RES, DEMB, ILSET	-0.3	VDDA + 0.3	V
	EN1, EN2 to PGND	-0.3	70	V
	VCC, VCCX, VDDA, PG1, PG2, FB1, FB2, SYNIN	-0.3	6.5	V
	VOUT1, VOUT2, CS1, CS2	-0.3	15.5	V
	VOUT1 to CS1, VOUT2 to CS2	-0.3	0.3	V
PGND to AGND		-0.3	0.3	V
Operating junction temperature ⁽²⁾		-40	150	°C
Storage temperature, T _{stg}		-40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.2 ESD Ratings

		VALUE	UNIT	
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾⁽²⁾	±2000	V	
	Charged-device model (CDM), per AEC Q100-011 ⁽³⁾	All pins except 1, 10, 11, 20, 21, 30, 31, and 40		±500
		Pins 1, 10, 11, 20, 21, 30, 31, and 40		±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage				
	VIN	3.8		65	V
	SW1, SW2 to PGND	-0.3		65	V
	HB1 to SW1, HB2 to SW2	-0.3	5	5.25	V
	HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2	-0.3		HB + 0.3	V
	LO1, LOL1, LO2, LOL2 to PGND	-0.3	5	5.25	V
	FB1, FB2, PG1, PG2, SYNIN, OSC, SS1, SS2, RES, DEMB, VCCX, ILSET	-0.3		5	V
	EN1, EN2 to PGND	-0.3		65	V
	VCC, VDDA	-0.3	5	5.25	V
V_O	Output voltage				
	SYNOUT	-0.3		5.25	V
	PGND to AGND	-0.3		0.3	V
T_J	Operating junction temperature ⁽²⁾	-40		150	°C

(1) *Recommended Operating Conditions* are conditions under which the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5140-Q1	UNIT
		RWG (VQFN)	
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	9.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$, $V_{CCX} = 5\text{ V}$, $V_{OUT1} = 3.3\text{ V}$, $V_{OUT2} = 5\text{ V}$, $EN1 = EN2 = 5\text{ V}$, $OSC = V_{DDA}$, $SYNIN = 0\text{ V}$, $FSW = 2.2\text{ MHz}$, no-load on the Drive Outputs (HO1, HOL1, LO2, LOL1, HO2, HOL2, LO2, and LOL2 outputs) (unless otherwise noted). ⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN SUPPLY VOLTAGE						
$I_{(SHUTDOWN)}$	Shutdown mode current	$V_{IN} = 8\text{ V} - 18\text{ V}$, $EN1 = 0\text{ V}$, $EN2 = 0\text{ V}$, $V_{CCX} = 0\text{ V}$		9	12.5	μA
$I_{(STANDBY)}$	Standby current	$EN1 = 5\text{ V}$, $EN2 = 0\text{ V}$, V_{OUT1} , in regulation, no-load, not switching. $V_{IN} = 8\text{ V} - 18\text{ V}$. $DEMB = \text{GND}$		35		μA
		Or $EN1 = 0\text{ V}$, $EN2 = 5\text{ V}$, V_{OUT2} in regulation, no-load, not switching, V_{OUT2} connected to V_{CCX} , $DEMB = \text{GND}$.		42		μA
VCC REGULATOR						
$V_{CC(REG)}$	VCC regulation voltage	$V_{IN} = 6\text{ V} - 18\text{ V}$, $0 - 150\text{ mA}$, $V_{CCX} = 0\text{ V}$	4.75	5	5.25	V
$V_{CC(UVLO)}$	VCC under voltage threshold	VCC rising, $V_{CCX} = 0\text{ V}$	3.25	3.4	3.55	V
$V_{CC(HYST)}$	VCC hysteresis voltage	$V_{CCX} = 0\text{ V}$		175		mV
$I_{CC(LIM)}$	VCC sourcing current limit	$V_{CCX} = 0\text{ V}$	170	250		mA
VDDA						
$V_{DDA(REG)}$	Internal bias supply power	$V_{CCX} = 0\text{ V}$	4.75	5	5.25	V
$V_{DDA(UVLO)}$	VDDA undervoltage lockout	V_{CC} rising, $V_{CCX} = 0\text{ V}$	3.1	3.2	3.3	V
$V_{DDA(HYST)}$	VDDA hysteresis voltage	$V_{CCX} = 0\text{ V}$		180		mV
$R_{(VDDA)}$	VDDA resistance	$V_{CCX} = 0\text{ V}$		50		Ω
VCCX						
$V_{CCX(ON)}$	VCC(ON) threshold	V_{CC} rising	4.1	4.3	4.4	V
$R_{(VCCX)}$	VCCX resistance	$V_{CCX} = 5\text{ V}$		1		Ω
$V_{CCX(HYST)}$	VCCX hysteresis voltage			200		mV
OSCILLATOR SELECT THRESHOLDS						
	2.2-MHz Oscillator select threshold	(OSC pin)	2.4			V
	440-kHz Oscillator select threshold	(OSC pin)			0.4	V
CURRENT LIMIT						
$V_{(CS1)}$	Current limit threshold1	$ILSET = V_{DDA}$, Measure from CS to VOUT	66	73	80	mV
$V_{(CS2)}$	Current limit threshold2	$ILSET = \text{GND}$, Measure from CS to VOUT	44	48	53	mV
	Current sense delay to output			40		ns
	Current sense amplifier gain		11.4	12	12.6	V/V
$I_{CS(BIAS)}$	Amplifier input bias				10	nA
	75-mV current limit select threshold (ILSET)		2.4			V
	75-mV current limit select threshold (ILSET)				0.4	V
RES						
$I_{(RES)}$	RES current source			20		μA
$V_{(RES)}$	RES threshold			1.2		V
	Timer hiccup mode fault			512		cycles
$R_{DS(ON)}$	RES pulldown			5		Ω

- All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- The junction temperature (T_J in $^{\circ}\text{C}$) is calculated from the ambient temperature (T_A in $^{\circ}\text{C}$) and power dissipation (P_D in Watts) as follows: $T_J = T_A + (P_D \cdot R_{\theta JA})$ where $R_{\theta JA}$ (in $^{\circ}\text{C}/\text{W}$) is the package thermal impedance provided in the [Thermal Information](#) section.

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$, $V_{CCX} = 5\text{ V}$, $V_{OUT1} = 3.3\text{ V}$, $V_{OUT2} = 5\text{ V}$, $EN1 = EN2 = 5\text{ V}$, $OSC = V_{DDA}$, $SYNIN = 0\text{ V}$, $FSW = 2.2\text{ MHz}$, no-load on the Drive Outputs (HO1, HOL1, LO2, LOL1, HO2, HOL2, LO2, and LOL2 outputs) (unless otherwise noted). ⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT VOLTAGE REGULATION						
3.3 V		$V_{IN} = 3.8\text{ V} - 42\text{ V}$	3.273	3.3	3.327	V
5 V		$V_{IN} = 5.5\text{ V} - 42\text{ V}$	4.95	5	5.05	V
8 V		$V_{IN} = 8.5\text{ V} - 42\text{ V}$	7.92	8	8.08	V
FEEDBACK						
VOUT1 select threshold 3.3-V Output			VDDA – 0.3			V
VOUT2 select threshold 5 V			VDDA – 0.3			V
Regulated Feedback Voltage			1.19	1.2	1.21	V
FB _(LOWRES)	Resistance to ground on FB for FB=0 detection				500	Ω
FB _(EXTRES)	Thevenin equivalent resistance at FB for external regulation detection	FB < 2 V	5			k Ω
TRANSCONDUCTANCE AMPLIFIER						
Gm	Gain	Feedback to COMP	1010	1200		μS
FB	Input Bias Current				15	nA
	Transconductance Amplifier source current	COMP = 1 V, FB = 1.0 V		100		μA
	Transconductance Amplifier sink current	COMP = 1 V, FB = 1.4 V		100		μA
POWER GOOD						
PG _(UV)	PG1 and PG2 Under Voltage trip levels	Falling with respect to the regulation voltage	90%	92%	94%	
PG _(OVP)	PG1 and PG2 Over Voltage trip levels	Rising with respect to the regulation voltage	108%	110%	112%	
PG _(HYST)	Power Good hysteresis voltage			3.4%		
PG _(VOL)	PG1 and PG2	Open Collector, $I_{\text{sink}} = 2\text{ mA}$			0.4	V
PG _(rdly)	OV Filter Time	V_{OUT} rising		25		μs
PG _(fdly)	UV Filter Time	V_{OUT} falling		30		μs
HO GATE DRIVER						
V _{OLH}	HO Low-state output voltage	$I_{\text{HO}} = 100\text{ mA}$		0.05		V
V _{OHH}	HO High-state output voltage	$I_{\text{HO}} = -100\text{ mA}$, $V_{\text{OHH}} = V_{\text{HB}} - V_{\text{HO}}$		0.07		V
t _{rHO}	HO rise time (10% to 90%)	$C_{\text{LOAD}} = 2700\text{ pf}$		4		ns
t _{fHO}	HO fall time (90% to 10%)	$C_{\text{LOAD}} = 2700\text{ pf}$		3		ns
I _{OHH}	HO peak source current	$V_{\text{HO}} = 0\text{ V}$, $\text{SW} = 0\text{ V}$, $\text{HB} = 5\text{ V}$, $V_{\text{CCX}} = 5\text{ V}$		3.25		Apk
I _{OLH}	HO peak sink current	$V_{\text{CCX}} = 5\text{ V}$		4.25		Apk
V _(BOOT)	UVLO	HO falling		2.5		V
	Hysteresis			110		mV
I _(BOOT)	Quiescent current			3		μA

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$, $V_{CCX} = 5\text{ V}$, $V_{OUT1} = 3.3\text{ V}$, $V_{OUT2} = 5\text{ V}$, $EN1 = EN2 = 5\text{ V}$, $OSC = V_{DDA}$, $SYNIN = 0\text{ V}$, $FSW = 2.2\text{ MHz}$, no-load on the Drive Outputs (HO1, HOL1, LO2, LOL1, HO2, HOL2, LO2, and LOL2 outputs) (unless otherwise noted). ⁽¹⁾⁽²⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LO GATE DRIVER						
V_{OLL}	LO Low-state Output Voltage	$I_{LO} = 100\text{ mA}$	0.05		V	
V_{OHL}	LO High-state Output voltage	$I_{LO} = -100\text{ mA}$, $V_{OHL} = V_{CC} - V_{LO}$	0.07		V	
t_{rLO}	LO rise time (10% to 90%)	$C_{LOAD} = 2700\text{ pf}$	4		ns	
t_{fLO}	LO fall time (90% to 10%)	$C_{LOAD} = 2700\text{ pf}$	3		ns	
I_{OHL}	LO peak source current	$V_{CCX} = 5\text{ V}$	3.25		Apk	
I_{OLL}	LO peak sink current	$V_{CCX} = 5\text{ V}$	4.25		Apk	
ADAPTIVE DEAD TIME CONTROL						
$V_{(GS-DET)}$	VGS detection threshold	VGS falling, no-load	2.5		V	
tdly1	HO off to LO on dead time		20		ns	
tdly2	LO off to HO on dead time		15		ns	
DIODE EMULATION						
V_{IL}	DEM input low threshold			0.4	V	
V_{IH}	FPWM input high threshold		2.4		V	
SW	zero cross threshold		-5		mV	
ENABLE INPUTS EN1 AND EN2						
V_{IL}	Enable input low threshold	$V_{CCX} = 0\text{ V}$		0.4	V	
V_{IH}	Enable input high threshold	$V_{CCX} = 0\text{ V}$	2.4		V	
I_{lkg}	Leakage	EN1, EN2 logic inputs only	1		μA	
SYN INPUT						
V_{IL}	SYNIN input low threshold			0.4	V	
V_{IH}	SYNIN input high threshold		2.4		V	
	SYNIN input low frequency range 440 kHz		350	550	kHz	
	SYNIN input low frequency range 2.2 MHz		1800	2600	kHz	
SYN OUTPUT						
V_{OH}	SYN output high output voltage	Source -16 mA, $V_{DDA} = 5\text{ V}$	2.4		V	
V_{OL}	SYN Output low level output voltage	Sink 16 mA		0.4	V	
	Phase between HO1 and HO2		180		degrees	
	Duty Cycle		50%			
SOFT-START						
I_{SS}	Soft-start current		16	22	28	μA
$R_{DS(ON)}$	Soft-start pulldown resistance			3	Ω	
THERMAL						
	TSD thermal shutdown		175		$^{\circ}\text{C}$	
	Thermal shutdown hysteresis		15		$^{\circ}\text{C}$	

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Oscillator frequency, 2.2 MHz	$OSC = V_{DDA}$, $V_{IN} = 8\text{ V} - 18\text{ V}$	2060	2200	2340	kHz
	Oscillator frequency, 440 kHz	$OSC = GND$, $V_{IN} = 8\text{ V} - 18\text{ V}$	410	440	470	kHz
t_{on}	Minimum on-time		45		ns	

LM5140-Q1







SNVSA02A – JANUARY 2016 – REVISED DECEMBER 2016

www.ti.com**Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{off} Minimum off-time				100	ns

6.7 Typical Characteristics



Typical Characteristics (continued)




Figure 7. $V_{DDA(REG)}$ vs Temperature




Figure 8. $V_{DDA(UVLO)}$ vs Temperature




Figure 9. $V_{CCX(ON)}$ vs Temperature




Figure 10. $V_{(CS1)}$ 73-mV Current Limit Threshold vs Temperature




Figure 11. $V_{(CS2)}$ 48-mV Current Limit Threshold vs Temperature










Figure 12. Current Sense Amplifier Gain vs Temperature

Typical Characteristics (continued)




7 Detailed Description

7.1 Overview

The LM5140-Q1 is a dual-channel switching controller which features all of the functions necessary to implement a high efficiency buck power supply that can operate over a wide input voltage range. The LM5140-Q1 is configured to provide two independent outputs. VOUT1 can be a fixed 3.3 V, 5 V, or adjustable between 1.5 V to 15 V. VOUT2 can be a fixed 5 V, 8 V, or adjustable between 1.5 V to 15 V. This easy to use controller integrates high-side and low-side MOSFET drivers capable of sourcing 3.25 A and sinking 4.25-A peak . The control method is current mode control which provides inherent line feedforward, cycle-by-cycle current limiting, and ease-of-loop compensation. With the OSC pin connected to VDD the default oscillator frequency is 2.2 MHz. With the OSC pin grounded the oscillator frequency is 440 kHz. A synchronization pin allows the LM5140-Q1 to be synchronized to an external clock. Fault protection features include current limiting, thermal shutdown, and remote shutdown capability. The LM5140-Q1 incorporates features that simplify compliance with the CISPR and Automotive EMI requirements. The LM5140-Q1 gate drivers provide adaptive slew rate control and interleaved operation (180 degree output of phase) of the two controller channels. The 4-pin VQFN package with Wettable Flanks features an exposed pad to aid in thermal dissipation.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 High Voltage Start-up Regulator

The LM5140-Q1 contains an internal high voltage VCC bias regulator that provides the bias supply for the PWM controller and the gate drivers for the external MOSFETs. The input pin (VIN) can be connected directly to an input voltage source up to 65 V. The output of the VCC regulator is set to 5 V. When the input voltage is below the VCC set-point level, the VCC output tracks VIN with a small voltage drop.

In high voltage applications, take extra care to ensure the VIN pin does not exceed the absolute maximum voltage rating of 70-V during line or load transients. Voltage ringing on the VIN pin that exceeds the [Absolute Maximum Ratings](#) can damage the IC. Use care during PCB board layout and high quality bypass capacitors to minimize ringing.

7.3.2 VCC Regulator

The VCC regulator output current limit is 150 mA (minimum). At power up, the regulator sources current into the capacitors connected to the VCC pin. When the voltage on the VCC pin exceeds 3.4 V both output channels are enabled (if EN1 and EN2 are connected to a voltage source > 2.4 V) and the soft-start sequence begins. Both channels remain active unless the voltage on the VCC pin falls below the $V_{CC_{UVLO}}$ threshold, of 3.2 V (typical) or the enable pins are switched to a low state. The LM5140-Q1 has two VCC pins; these pins must be connected together on the PCB. TI recommends that the VCC capacitor be split between the two VCC pins and connected to the respective PGND pins. The recommended range for the VCC capacitor is from 2.2 μ F to 5 μ F total.

An internal 5-V linear regulator generates the VDDA bias supply. Bypass VDDA with a 100-nF or greater ceramic capacitor to ensure a low noise internal bias rail. Normally VDDA is 5 V, but there are two operating conditions where it regulates at 3.3 V. The first is in skip cycle mode with VOUT1 set to 3.3 V, and VOUT2 is disabled. The second is in a cold crank start-up where VIN is 3.8 V and VOUT1 is 3.3 V.

Internal power dissipation in the VCC Regulator can be minimized by connecting the VCCX pin to a 5-V output at VOUT1 or VOUT2 or to an external 5-V supply. If $V_{CCX} > 4.5$ V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. If VCCX is unused, it must be grounded. Never connect the VCCX pin to a voltage greater than 6.5 V.

7.3.3 Oscillator

The LM5140-Q1 has independent oscillators that generate the clock for each channel and can be programmed to 2.2 MHz or 440 kHz with the OSC pin. With the OSC pin connected to VDDA, both oscillators will be set to 2.2 MHz. With OSC grounded, they will both be set to 440 kHz. The state of the OSC pin is read and latched during VCC power up and thus cannot be changed until VCC drops below the $V_{CC_{UVLO}}$ threshold. CLK1 is the clock for channel 1; CLK2 is for channel 2. CLK1 and CLK2 are 180° out of phase. The rising edge of SYNOUT always corresponds to the rising edge of CLK2 which is 180° out of phase with CLK1.

Under low VIN conditions when either of the high-side buck switch on time exceeds the programmed oscillator period, the LM5140-Q1 will extend the oscillator period of that channel until the PWM latch is reset by the current sense ramp exceeding the controller compensation voltage. In such an event, the oscillators (CLK1 and CLK2) operate independently and asynchronously until both channels can maintain output regulation at the programmed frequency.

The approximate input voltage level where this occurs is in [Equation 1](#):

$$VIN_{min} = VOUT \times \frac{t_p}{ton_{(max)}}$$

where

- t_p = is the oscillator period, 454 ns (for 2.2 MHz operation)
 - $ton_{(max)}$ = 354 ns
- (1)

For example, if VOUT1 = 3.3 V and VOUT2 = 5 V and VIN drops to 6.41 V (see [Equation 2](#)).

$$VIN = 5.0 \text{ V} \times \frac{454 \text{ ns}}{354 \text{ ns}} = 6.41 \text{ V}$$
(2)

Feature Description (continued)

In the above example, CLK2 frequency is required to drop to maintain regulation of VOUT2 while CLK1 can remain at the programmed frequency (refer to Figure 19). If VIN continues to drop, both CLK1 and CLK2 frequencies are reduced Figure 20.




Figure 19. HO1, HO2, and SYNOUT VIN 6.41 V




Figure 20. HO1, HO2, SYNOUT VIN 4.2 V

Under high input voltage conditions ($V_{IN} > 20\text{ V}$) when the buck switch on-time of either controller reaches the minimum on-time of 45 ns typical, the LM5140-Q1 reduces the oscillator frequency by skipping clock cycles for the appropriate channel.

Using the same output voltages as in the example above with $V_{IN} = 36\text{ V}$, CLK1 drops to 1.1 MHz and CLK2 is 2.2 MHz, (refer to Figure 21), and SYNOUT is 2.2 MHz.




Figure 21. HO1, HO2, and SYNOUT VIN 36 V

Feature Description (continued)

7.3.4 SYNIN and SYNOUT

The SYNIN pin can be used to synchronize the LM5140-Q1 to an external clock. The synchronization range when the internal oscillator is set to 440 kHz is 374 kHz minimum to 506 kHz maximum. When the internal oscillator is set to 2.2 MHz, the synchronization range is 1.87 MHz to 2.53 MHz. If the synchronization feature is not being used, the SYNIN pin must be grounded.

CLK1 starts on the rising edge of the external synchronization clock (SYNIN). The HO1 pulse will follow approximately 110 ns after CLK1 due to internal delays (refer to Figure 22). Similarly, CLK2 generates the HO2 pulse after a short delay, and CLK2 is 180° out of phase with CLK1. SYNOUT always corresponds to the rising edge of CLK2.




Figure 22. SYNIN and HO1 Timing (2.2 MHz)

Under low VIN conditions when the frequency must be reduced to maintain output voltage regulation, the SYNIN input function adapts as necessary. If VOUT1 can maintain regulation at the SYNIN frequency and VOUT2 cannot, then CLK1 remains synchronized to SYNIN and the CLK2 frequency is reduced (refer to Figure 23). If VOUT1 cannot maintain regulation at the SYNIN frequency, then the SYNIN signal is ignored and channel 1 frequency is reduced to maintain regulation. Channel 2 runs at the frequency determined by OSC pin or lower if required to maintain regulation on VOUT2 (refer to Figure 24).




Figure 23. SYNIN (2.2 MHz) VIN 6.41 V

Feature Description (continued)




Figure 24. SYNIN (2.2 MHz) VIN 4.2 V

At high VIN when pulse skipping is necessary, HO1 drops to 1.1 MHz and HO2 remains at 2.2 MHz (refer to Figure 25), and SYNOUT is 2.2 MHz.




Figure 25. SYNIN (2.2 MHz) VIN 36 V

7.3.5 Enable

The LM5140-Q1 contains two enable inputs, EN1 and EN2. The enable pins allow independent start-up and shutdown control of VOUT1 (EN1) and VOUT2 (EN2). The enable pins can be connected to a voltage as high as 70 V. If the enable input is greater than 2.4 V, the respective controller output is enabled. If the enable pins is pulled below 0.4 V, the respective output will be in shutdown. If both outputs are disabled the LM5140-Q1 is in a low I_Q shutdown mode, with 9-μA typical current drawn from the VIN pin. TI does not recommend leaving either of the EN pins floating.

7.3.6 Power Good

The LM5140-Q1 includes output voltage monitoring signals for VOUT1 and VOUT2 to simplify sequencing and supervision. The power good function can be used to enable circuits that are supplied by the corresponding voltage rail or to turn-on sequenced supplies. Each power good output (PG1 and PG2) switches to a high impedance open-drain state when the corresponding output voltage is in regulation. Each output switches low when the corresponding output voltage drops below the lower power good threshold (92% typical) or rises above the upper power good threshold (110% typical). A 25-μs deglitch filter prevents any false tripping of the power good signals due to transients. TI recommends pullup resistors of 10 kΩ (typical) from PG1 and PG2 to the relevant logic rail. PG1 and PG2 are asserted low during soft-start and when the corresponding buck converter is disabled by EN1 or EN2.

Feature Description (continued)

7.3.7 Output Voltage

The LM5140-Q1 outputs can be independently configured for one of two fixed output voltages with no external feedback resistors or adjusted to the desired voltage using external resistor dividers. VOUT1 can be configured as a 3.3-V output by connecting the FB1 pin to VDDA, or a 5-V output by connecting the FB1 pin to ground with a maximum resistance of 500 Ω. VOUT2 can be configured as either a 5-V output or 8-V output. For a 5-V output at VOUT2, connect the FB2 pin to VDDA. For a fixed 8-V output at VOUT2 connect FB2 to ground with a maximum resistance of 500 Ω. The FB1 and FB2 connections (either VDDA or GND) are detected during power up. The configuration setting is latched and can not be changed until the LM5140-Q1 is powered down with VCC falling below V_{CC(UVLO)} (3.4 V typical) and then powered up again.

Alternative output voltages can be set external resistive dividers from output to the FB pins. The output voltage adjustment range is between 1.5 V and 15 V. The regulation threshold at the FB pin is 1.2 V (VREF). To calculate R_{FB1} and R_{FB2} use Equation 3, refer to Figure 26:

$$R_{FB2} = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R_{FB1} \quad (3)$$

The recommend value for R_(FB1) is between 10 kΩ to 20 kΩ.

The Thevenin equivalent impedance of the resistive divider connected to the FB pins must be greater than 5 kΩ for the LM5140-Q1 to detect the divider and set the channel to the adjustable output mode.

$$R_{TH} = \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}} > 5 \text{ k}\Omega \quad (4)$$

If a low I_Q mode is required, take care when selecting the external resistors. The extra current drawn from the external divider is added to the LM5140-Q1 I_(STANDBY) current (35 μA typical). The divider current reflected to VIN is divided down by the ratio of VOUT/VIN. For example, if VOUT is set to 5.5 V with R_{FB1} 10 kΩ, and R_{FB2} = 35.8 kΩ (use 35.7 kΩ), the input current at VIN required to supply the current in the feedback resistors is:

$$I_{DIVIDER} = \frac{V_{OUT}}{R_{FB1} + R_{FB2}} \times \frac{V_{OUT}}{V_{IN}} = \frac{5.5 \text{ V}}{10 \text{ k} + 35.8 \text{ k}} \times \frac{5.5 \text{ V}}{12 \text{ V}} = 55.04 \text{ }\mu\text{A} \quad (5)$$

$$I_{VIN} \approx I_{(STANDBY)} + I_{DIVIDER} \approx 35 \text{ }\mu\text{A} + 55.04 \text{ }\mu\text{A} \approx 90.4 \text{ }\mu\text{A} \quad (6)$$

VIN = 12 V




Figure 26. Voltage Feedback

If one output is enabled and the other disabled, VCC output will be in regulation. The HB pin voltage of the disabled channel will charge to VCC through the boot strap diode. As a result, the HO driver bias current (approximately 3 μA) can charge the disabled channel VOUT to approximately 2.2 V. If this is not desired, a load resistor (100 kΩ) can be added to the output that is disabled to maintain a low voltage OFF-state.

Feature Description (continued)

7.3.8 Minimum Output Voltage Adjustment

There are two limitations to the minimum output voltage adjustment range: the LM5140-Q1 voltage reference 1.2 V and the minimum switch node pulse width, t_{SW} .

The minimum controllable voltage at the switch node (t_{SW}) limits the voltage conversion ratio (V_{OUT}/V_{IN}). For fixed-frequency PWM operation, the voltage conversion ratio must meet [Equation 7](#):

$$\frac{V_{OUT}}{V_{IN}} > t_{SW} \times F_{sw}$$

where

- t_{SW} is 70 ns (typical)
 - and F_{sw} is the switching frequency
- (7)

If the desired voltage conversion ratio does not meet the above condition, the controller transitions from fixed frequency operation into a pulse skipping mode to maintain regulation of the output voltage.

For example if the desired output voltage is 3.3 V with a V_{IN} of 20 V and operating at 2.2 MHz, the voltage conversion ratio test is in [Equation 8](#):

$$\frac{3.3 \text{ V}}{20 \text{ V}} > 70 \text{ ns} \times 2.2 \text{ MHz}$$

$$0.165 > 0.154$$
(8)

For Wide V_{IN} applications and lower output voltages, an alternative is to use the LM5140-Q1 with 440-kHz oscillator frequency. Operating at 440 kHz, the limitation with the minimum t_{on} time is less significant. For example, if a 1.8-V output is required with a V_{IN} of 50 V (see [Equation 9](#)):

$$\frac{1.8 \text{ V}}{50 \text{ V}} > 70 \text{ ns} \times 440 \text{ kHz}$$

$$0.036 > 0.0308$$
(9)

7.3.9 Current Sense

There are two methods to sense the inductor current of the buck converters. The first is using current sense resistor in series with the inductor and the second is to use the DC resistance of the inductor (DCR sensing). [Figure 27](#) illustrates inductor current sensing using a current sense resistor. This configuration continuously monitors the inductor current providing accurate current-limit protection. For the best current-sense accuracy and overcurrent protection, use a low inductance $\pm 1\%$ tolerance current-sense resistor between the inductor and output, with a Kelvin connection to the LM5140-Q1 sense amplifier.

The LM5140-Q1 provides two user selectable current limit levels of 48 mV and 73 mV. If the ILSET pin is connected to VDDA, the current limit threshold is 73 mV. When the ILSET pin is connected to ground, the current limit set point is 48 mV. The ILSET pin is monitored during power up and the setting is latched. To change the setting, V_{IN} power must be removed from the controller allowing the VCC voltage to drop below $V_{CC(UVLO)}$.

If the peak differential current signal sensed from CS to VOUT exceeds the user selectable current limit level of 48 mV or 73 mV, the current limit comparator immediately terminates the HO output for cycle-by-cycle current limiting.

$$R_{sense} = \frac{V_{CS}}{\left(I_{OUT_{max}} + \frac{\Delta I}{2} \right)}$$

where

- V_{CS} is user selectable threshold of 48 mV or 73 mV.
 - $I_{OUT_{max}}$ is the overcurrent setpoint which is set higher than the maximum load current to avoid tripping the overcurrent comparator during load transients.
 - ΔI is the peak-peak inductor current.
- (10)

Feature Description (continued)




Figure 27. Current Sense

7.3.10 DCR Current Sensing

For high-power applications which do not require high accuracy current-limit protection, DCR sensing may be preferable. This technique provides lossless and continuous monitoring of the output current using an RC sense network in parallel with the inductor. Using an inductor with a low DCR tolerance, the user can achieve a typical current limit accuracy within the range of 10% to 15% at room temperature.

Components R_{SC} and C_{CS} in Figure 28 create a low-pass filter across the inductor to enable differential sensing of the voltage drop across inductor DCR. When $R_{CS} \times C_{CS}$ is equal to L_{OUT}/L_{DCR} , the voltage developed across the sense capacitor, CS, is a replica of the inductor DCR voltage waveform. Choose the capacitance of C_{CS} to be greater than 0.1 μF to maintain a low impedance sensing network, thus reducing the susceptibility of noise pickup from the switch node. Carefully observe the PCB layout guidelines to ensure the noise and DC errors do not corrupt the differential current-sense signals applied across the CS and VOUT pins.

The voltage drop across C_{CS} in Equation 11:

$$V_{CS}(s) = \frac{1 + sL_{out}}{L_{DCR} + 1 + sR_{CS}C_{CS}} I_{pk} \times L_{DCR} \tag{11}$$




Figure 28. DCR Current Sensing

Feature Description (continued)

$R_{CS}C_{CS} = L_{OUT}/L_{DCR} \rightarrow$ accurate DC and AC current sensing.

If the RC time constant is not equal to the L_{OUT}/L_{DCR} time constant, there is an error.

$R_{CS}C_{CS} > L_{OUT}/L_{DCR} \rightarrow$ DC level still correct, the AC amplitude is attenuated.

$R_{CS}C_{CS} < L_{OUT}/L_{DCR} \rightarrow$ DC level still correct, the AC amplitude is amplified.

7.3.11 Error Amplifier and PWM Comparator

Each channel of the LM5140-Q1 has an independent high-gain transconductance amplifier which generates an error current proportional to the difference between the feedback voltage and an internal precision reference (1.2 V). The output of each transconductance amplifier is connected to the COMP pin allowing the user to provide external control loop compensation. Generally for current mode control a type II network is recommended.

7.3.12 Slope Compensation

The LM5140-Q1 provides internal slope compensation to ensure stable operation with duty cycle greater than 50%. To correctly use the internal slope compensation, the inductor value must be calculated based on the following guidelines (Equation 12 assumes an inductor ripple current of 30%):

$$L_{OUT} \geq \frac{V_{OUT}}{F_{sw} \times (0.3 \times I_{OUT})} \quad (12)$$

- Lower inductor values increase the peak-to-peak inductor current, which minimizes size and cost and improves transient response at the cost of reduced efficiency due to higher peak currents.
- Higher inductance values decrease the peak-to-peak inductor current, which increases efficiency by reducing the RMS current at the cost of requiring larger output capacitors to meet load-transient specifications.


7.4 Device Functional Modes

7.4.1 Hiccup Mode Current Limiting

The LM5140-Q1 includes an optional hiccup mode protection function that is enabled when a capacitor is connected to the RES pin. In normal operation the RES capacitor is discharged to ground. If 512 cycles of cycle-by-cycle current limiting occur on either channel, the SS pin capacitor of that channel is pulled low and the HO and LO outputs are disabled (refer to Figure 29). A 20- μ A current source begins to charge the RES capacitor. When the RES pin charges to 1.2 V, the RES pin is pulled low and the SS capacitor begins to charge. The 512 cycle hiccup counter is reset if 4 consecutive switching cycles occur without exceeding the current limit threshold. Separate hiccup counters are provided for each channel, but the RES pin is shared by both channels. One channel can be in the hiccup protection mode while the other operates normally. In the event that both channels are in an overcurrent condition triggering hiccup protection, the last hiccup counter to expire pulls RES low and starts the RES capacitor charging cycle. Both channels then restart together when RES=1.2 V. If RES is connected to VDDA at power up, the hiccup function is disabled for both channels.

The controller is in forced PWM (FPWM) continuous conduction mode when the DEMB pin is connected to VDDA. In this mode the SS pin is clamped to a level 200 mV above the feedback voltage to the internal error amplifier. This ensures that SS can be pulled low quickly during a brief overcurrent event and prevent overshoot of VOUT when the overcurrent condition is removed.

If DEMB=0 V, the controller operates in diode emulation with light loads (discontinuous conduction mode) and the SS pin is allowed to charge to VDDA. This reduces the quiescent current of the LM5140-Q1. If 32 or more cycle-by-cycle current limit events occur, the SS pin is clamped to 200 mV above the feedback voltage to the internal error amplifier until the hiccup counter is reset. Thus, if a momentary overload occurs that causes at least 32 cycles of current limiting, the SS capacitor voltage is slightly higher than the FB voltage and controls VOUT during recovery.

Device Functional Modes (continued)

Figure 29. Hiccup Mode
7.4.2 Standby Mode

The LM5140-Q1 operates with peak current mode control such that the feedback compensation voltage is proportional to the peak inductor current. During no-load or light load conditions, the output capacitor discharges very slowly. As a result the compensation voltage does not demand a driver output pulses on a cycle-by-cycle basis. When the LM5140-Q1 controller detects that there have been 16 missing switching cycles, it enters Standby Mode and switches to a low I_Q state to reduce the current drawn from VIN. For the LM5140-Q1 to go into a Standby Mode, the controller must be programmed for diode emulation (DEMB pin < 0.4 V). The typical I_Q in Standby Mode is 35 μA with VOUT1 regulating at 3.3 V and VOUT2 disabled. With VOUT1 disabled and VOUT2 regulating to 5 V, the Standby Mode current is 42 μA . With both channels in standby mode (VOUT1 = 3.3 V and VOUT2 = 5 V) the VIN current is 75 μA . Using external feedback resistors add additional load to VOUT and significantly increase the Standby Mode VIN current.

7.4.3 Soft Start

The soft-start feature allows the regulator to gradually reach the steady-state operating point, thus reducing start-up stresses and surges. The LM5140-Q1 regulates the FB pin to the SS pin voltage or the internal 1.2-V reference, whichever is lower. At the beginning of the soft-start sequence when SS = 0 V, the internal 20- μA soft-start current source gradually increases the voltage on an external soft-start capacitor connected to the SS pin, resulting in a gradual rise of the FB and output voltages.

The controller is in the forced PWM (FPWM) mode when the DEMB pin is connected to VDDA. In this mode, the SS pin is clamped at 200 mV above the feedback voltage to the internal error amplifier. This ensures that SS can be pulled low quickly during brief overcurrent events and prevent overshoot of VOUT during recovery. SS can be pulled low with an external circuit to stop switching, but this is not recommended. Pulling SS low results in COMP being pulled down internally as well. If the controller is operating in FPWM mode (DEMB = VDDA), LO remains on and the low-side MOSFET discharges the VOUT capacitor resulting in large negative inductor current. When the LM5140-Q1 pulls SS low internally due to a fault condition, the LO gate driver is disabled.

7.4.4 Diode Emulation

A fully synchronous buck regulator implemented with a free-wheel MOSFET rather than a diode has the capability to sink current from the output in certain conditions such as light load, overvoltage, and prebias start-up. The LM5140-Q1 provides a diode emulation feature that can be enabled to prevent reverse (drain to source) current flow in the low-side free-wheel MOSFET. When configured for diode emulation, the low-side MOSFET is disabled when reverse current flow is detected. The benefit of this configuration is lower power loss at no load or

Device Functional Modes (continued)

light load conditions and the ability to turn on into a prebiased output without discharging the output. The negative effect of diode emulation is degraded light load transient response times. Enabling the diode emulation feature is recommended to allow discontinuous conduction operation. The diode emulation feature is configured with the DEMB pin. To enable diode emulation, connect the DEMB pin to ground or leave the pin floating. If continuous conduction operation is desired, the DEMB pin must be tied to VDDA.

7.4.5 High and low-side Drivers

The LM5140-Q1 contains a N-channel MOSFET gate drivers and an associated high-side level shifter to drive the external N-channel MOSFET. The high-side gate driver works in conjunction with an external bootstrap diode D_{BST} , and bootstrap capacitor C_{BST} , refer to Figure 30. During the on-time of the low-side MOSFET, the SW pin voltage is approximately 0 V and C_{BST} is charged from VCC through the D_{BST} . A 0.1- μ F or larger ceramic capacitor, connected with short traces between the BST and SW pin, is recommended.

The LO and HO outputs are controlled with an adaptive dead-time methodology which ensures that both outputs (HO and LO) are never enabled at the same time, preventing cross conduction. When the controller commands LO to be enabled, the adaptive dead-time logic first disables HO and waits for the HO-SW voltage to drop below 2.5 V typical. LO is then enabled after a small delay (HO fall to LO rise delay). Similarly, the HO turn-on is delayed until the LO voltage has dropped below 2.5 V. HO is then enabled after a small delay (LO fall to HO rise delay). This technique ensures adequate dead-time for any size N-channel MOSFET device or parallel MOSFET configurations. Caution is advised when adding series gate resistors, as this may decrease the effective dead-time. Each of the high and low-side drivers have an independent driver source and sink output pins. This allows the user to adjust drive strength to optimize the switching losses for maximum efficiency and control the slew rate for reduced EMI. The selected N-channel high-side MOSFET determines the appropriate boost capacitance values C_{BST} in the Figure 30 according to Equation 13.

$$C_{BST} = \frac{Q_G}{\Delta V_{BST}}$$

where

- Q_G is the total gate charge of the high-side MOSFET
- and ΔV_{BST} is the voltage variation allowed on the high-side MOSFET driver after turnon. (13)

Choose ΔV_{BST} such that the available gate-drive voltage is not significantly degraded when determining C_{BST} . A typical range of ΔV_{BST} is 100 mV to 300 mV. The bootstrap capacitor must be a low-ESR ceramic capacitor. A minimum value of 0.1 μ F to 0.47 μ F is best in most cases. Take care when choosing the high-side and low-side MOSFET devices with logic level gate thresholds.




Figure 30. Drivers

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5140-Q1 is a synchronous buck controller used to convert a higher input voltage to two lower output voltages. The following design procedure can be used to select external component values. Alternately, the WEBENCH[®] software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process. In addition to the WEBENCH software the LM5140ADESIGN-CALC.XIXS quick start Excel calculator is available at www.ti.com.

8.2 Typical Application




Figure 31. 12-V to 3.3-V and 5-V Converter

Typical Application (continued)

8.2.1 Design Requirements

For this design example, the intended input, output and performance parameters are shown in [Table 1](#).

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range (steady-state)	8 V to 18 V
Transient	42 V
Cold crank	3.8 V
Output voltage	3.3 V
Output current	6 A
Operating frequency	2.2 MHz
Output voltage regulation	± 1%
Standby current, one output enabled, no-load	< 35 μA
Shutdown current	9 μA

8.2.2 Detailed Design Procedure

- Buck Inductor calculation
- Peak inductor current calculation
- Current Sense resistor
- Output capacitor
- Input filter design
- MOSFET selection
- Control Loop design

8.2.2.1 Inductor Calculation

For peak current mode control, sub-harmonic oscillation occurs with a duty cycle greater than 50% and is characterized by alternating wide and narrow pulses at the SW pin. By adding a slope compensating ramp equal to at least one-half the inductor current down-slope, any tendency toward sub-harmonic oscillation is damped within one switching cycle. For design simplification, the LM5140-Q1 has an internal slope compensation ramp added to the current sense signal.

For the slope compensation ramp to dampen sub-harmonic oscillation, the inductor value should be calculated based on the following guidelines ([Equation 14](#) assumes an inductor ripple current 30%):

$$L_{OUT} \geq \frac{V_{OUT}}{F_{sw} \times (0.3 \times I_{OUT})} \quad (14)$$

- Lower inductor values increase the peak-to-peak inductor current, which minimizes size and cost and improves transient response at the expense of reduced efficiency due to higher peak currents.
- Higher inductance values decrease the peak-to-peak inductor current, which increases efficiency by reducing the RMS current but requires larger output capacitors to meet load-transient specifications.

$$L = \frac{3.3 \text{ V}}{2.2 \text{ MHz} \times (0.3 \times 6 \text{ A})} = 0.833 \text{ } \mu\text{H} \quad (15)$$

A standard inductor value of 1.5 μH is selected.

$$D_{max} = \frac{V_{OUT}}{V_{IN_{min}}} = \frac{3.3 \text{ V}}{8 \text{ V}} = 0.413 \quad (16)$$

$$D_{min} = \frac{V_{OUT}}{V_{IN_{max}}} = \frac{3.3 \text{ V}}{18 \text{ V}} = 0.183 \quad (17)$$

The maximum peak-to-peak inductor current is calculated in [Equation 18](#) through [Equation 21](#):

$$\Delta I = \frac{V_{IN_{max}} - V_{OUT}}{L_{OUT}} \times \frac{D_{min}}{F_{sw}} \quad (18)$$

$$\Delta I = \frac{18 \text{ V} - 3.3 \text{ V}}{1.5 \mu\text{H}} \times \frac{0.183}{2.2 \text{ MHz}} = 0.815 \text{ Apk} \quad (19)$$

$$I_{pk} = I_{OUT} + \frac{\Delta I}{2} \quad (20)$$

$$I_{pk} = 6 \text{ A} + \frac{0.815}{2} = 6.41 \text{ Apk} \quad (21)$$

8.2.2.2 Current Sense Resistor

When calculating the current sense resistor, the maximum output current capability ($I_{OUT_{MAX}}$) must be at least 20% higher than the required full load current to account for tolerances, ripple current, and load transients. For this example, 120% of the 6.41-A peak inductor current calculated in the previous section (I_{pk}) is 7.69 A. The current sense resistor value can be calculated using [Equation 22](#) and [Equation 23](#):

$$R_{sense} = \frac{V_{CS}}{I_{OUT_{max}}} \quad (22)$$

$$R_{sense} = \frac{73 \text{ mV}}{7.69 \text{ Apk}} = 0.00949 \Omega$$

where

- V_{CS} is the 73 mV current limit threshold. (23)

The R_{sense} value selected is 9 m Ω

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the differential current sense signals between the CS and VOUT pins. Place the sense resistor close to the devices with short, direct traces, creating Kelvin-sense connections between the current-sense resistor and the LM5140-Q1.

The propagation delays through the current limit comparator, logic, and external MOSFET gate drivers allow the peak current to increase above the calculated current limit threshold. For a total propagation delay of $t_{dlyTOTAL}$, the worst case peak current through the inductor with the output is shorted can be calculated from [Equation 24](#):

$$I_{pk_{shortckt}} = \frac{V_{CS}}{R_{sense}} + \frac{V_{IN_{max}} \times t_{dlyTOTAL}}{L} \quad (24)$$

From the [Electrical Characteristics](#), $t_{dlyTOTAL}$ 40 ns (see [Equation 25](#))

$$I_{pk_{shortckt}} = \frac{73 \text{ mV}}{0.009} + \frac{18 \text{ V} \times 40 \text{ ns}}{1.5 \mu\text{H}} = 8.59 \text{ Apk} \quad (25)$$

Once the peak current and the inductance parameters are known, the inductor can be chosen. An inductor with a saturation current greater than $I_{pk_{shortckt}}$ (8.59 Apk) should be selected.

8.2.2.3 Output Capacitor

In a switch mode power supply, the minimum output capacitance is typically selected based on the capacitor ripple current rating and the load transient requirements. The output capacitor must be large enough to absorb the inductor energy and limit over voltage when transitioning from full-load to no-load, and to limit the output voltage undershoot during no-load to full load transients. The worst-case load transient from zero to full load occurs when the input voltage is at the maximum value and a current switching cycle has just finished. The total output voltage drop $V_{OUT_{UV}}$ is the sum of the voltage drop while the inductor is ramping up to support the full load and the voltage drop before the next pulse can occur.

The output capacitance required to maintain the minimum output voltage drop $V_{OUT_{UV}}$ can be calculated in [Equation 26](#) and [Equation 27](#):

$$C_{OUT_{min}} = \frac{L \times I_{STEP}^2}{2 \times V_{OUT_{UV}} \times D_{min} \times (V_{IN_{max}} - V_{OUT})} \quad (26)$$

$$C_{OUT_{min}} = \frac{1.5 \mu H \times 6 A^2}{2 \times 33 mV \times 0.183 \times (18 V - 3.3 V)} = 304 \mu F$$

where

- $I_{STEP} = 6 A$
 - $V_{OUT_{UV}} = 1\%$ of 3.3 V, or 33 mV
- (27)

For this example a total of 293 μF of capacitance is used, three 82- μF aluminum capacitors for energy storage and one 47- μF low ESR ceramic capacitor to reduce high frequency noise.

Generally, when sufficient capacitance is used to satisfy the undershoot requirement, the overshoot during a full-load to no-load transient will also be satisfactory. After the output capacitance has been selected, calculate the output ripple current and verify that the ripple current is within the capacitor ripple current ratings.

For this design, the output ripple current is calculated in [Equation 28](#) and [Equation 29](#):

$$I_{OUT_{rms}} = \frac{\Delta I}{\sqrt{12}} \quad (28)$$

$$I_{OUT_{rms}} = \frac{0.815 A}{\sqrt{12}} = 0.235 Arms \quad (29)$$

8.2.2.4 Input Filter

A power supply input typically has a relatively high source impedance at the switching frequency. Good-quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the buck switch on-time. When the buck switch turns on, the current drawn from the input capacitor steps from zero to the valley of the inductor current waveform, then ramps up to the peak value, and then drops to the zero at turnoff.

Average input current can be calculated from the total input power required to support the loads at VOUT1 and VOUT2 in [Equation 30](#):

$$P_{in} = \frac{V_{OUT1} \times I_{OUT1} + V_{OUT2} \times I_{OUT2}}{\eta} \quad (30)$$

The efficiency η is assumed to be 83% for this design example, yielding total input power:

$$P_{in} = \frac{3.3 V \times 6 A + 5.0 V \times 5 A}{0.83} = 54 W \quad (31)$$

$$I_{avg} = \frac{P_{in}}{V_{IN_{min}}} \quad (32)$$

$$I_{avg} = \frac{54 W}{8 V} = 6.75 A \quad (33)$$

The ripple voltage on the input capacitors is reduced significantly with a dual-channel operation because each channel operates 180° out of phase from the other. Capacitors connected in parallel should be evaluated for their RMS current rating. The ripple current splits between the input capacitors based on the relative impedance of the capacitors at the switching frequency.

The input capacitors must be selected with sufficient RMS current rating and the maximum voltage rating. The input ripple current with one channel operating is calculated in [Equation 34](#) and [Equation 35](#):

$$I_{IN(rms)} = \sqrt{\left[(I_{pk} - I_{avg})^2 + \frac{\Delta I^2}{12} \right] \times D_{max} + \left[(I_{avg}^2) \times (1 - D_{max}) \right]} \quad (34)$$

$$I_{IN(rms)} = \sqrt{\left[(6.41 - 2.98)^2 + \frac{0.815^2}{12} \right] \times 0.413 + (2.98^2 \times (1 - 0.413))} = 3.16 \text{ A} \quad (35)$$

8.2.2.5 EMI Filter Design

Switching regulators exhibit negative input impedance, which is lowest at the minimum input voltage. An under-damped LC filter exhibits a high output impedance at the resonant frequency of the filter. For stability, the filter output impedance must be less than the absolute value of the converter input impedance.

$$Z_{in} = \left| -\frac{V_{IN_{min}}^2}{P_{in}} \right| \quad (36)$$

$$Z_{in} = \left| -\frac{8 \text{ V}^2}{54 \text{ W}} \right| = 1.18 \Omega \quad (37)$$

EMI Filter Design Steps:

- Calculate the required attenuation
- Capacitor C_{IN} represents the existing capacitor at the input of the switching converter
- Filter inductor L_f is usually selected between 1 μH and 10 μH (3.6 μH was used for this application), but it can be smaller to reduce losses in a high current design
- Calculate capacitor C_f




Figure 32. Input EMI Filter

By calculating the first harmonic current from the Fourier series of the input current waveform and multiplying it by the input impedance (the impedance is defined by the existing input capacitor C_{IN}), a formula can be derived to obtain the required attenuation (see [Equation 38](#) and [Equation 39](#)):

$$|\text{Attn}| = 20 \log \left(\frac{I_{pk}}{\frac{\pi^2 \times f_{sw} \times C_{IN}}{1 \mu\text{V}}} \right) \times \sin(\pi \times D_{max}) - V_{max} \quad (38)$$

$$|\text{Attn}| = 20 \log \left(\frac{6.41}{\frac{\pi^2 \times 2.2 \text{ MHz} \times 10 \mu\text{F}}{1 \mu\text{V}}} \right) \times \sin(\pi \times 0.413) - 45 \text{ dB}\mu\text{V} = 42.97 \text{ dB} \quad (39)$$

V_{max} is the allowed $\text{dB}\mu\text{V}$ noise level for the particular EMI standard, C_{IN} is the existing input capacitors of the buck converter. For this application 10 μF was selected. D_{max} is the maximum duty cycle. I_{pk} is the peak inductor current and for filter design purposes, the current at the input can be modeled as a squarewave. The EMI filter capacitor C_f is determined from:

$$C_f = \frac{1}{L_f} \left(\frac{\frac{|\text{Attn}|}{10^{40}}}{2 \times \pi \times F_{SW}} \right)^2 \quad (40)$$

$$C_f = \frac{1}{3.6 \mu\text{F}} = \left(\frac{10^{\frac{42.97}{40}}}{2 \times \pi \times 2.2 \text{ MHz}} \right)^2 = 0.25 \mu\text{F} \quad (41)$$

For this application, C_f was chosen to be 1 μF . Adding an input filter to a switching regulator modifies the control-to-output transfer function. The output impedance of the filter must be sufficiently small such that the input filter does not significantly affect the loop gain of the buck converter. The impedance peaks at the filter resonant frequency. The resonant frequency of the filter is given by [Equation 42](#) and [Equation 43](#):

$$f_r = \frac{1}{2 \times \pi \sqrt{L_f \times C_f}} \quad (42)$$

$$f_r = \frac{1}{2 \times \pi \sqrt{1.8 \mu\text{H} \times 10 \mu\text{F}}} = 37.53 \text{ kHz} \quad (43)$$

The purpose of R_d is to reduce the peak output impedance of the filter at the resonant frequency. The capacitor C_d blocks the DC component of the input voltage to avoid excessive power dissipation in R_d . The capacitor C_d must have lower impedance than R_d at the resonant frequency with a capacitance value greater than the input capacitor C_{IN} . This prevents the C_{IN} from interfering with the cutoff frequency of the main filter. Added damping is needed when the output impedance is high at the resonant frequency (Q of filter formed by C_{IN} and L_f is too high): An electrolytic cap C_d can be used as damping device, with the value of [Equation 44](#):

$$C_d = 4 \geq C_{IN} \quad (44)$$

$C_d = 4 \times 10 \mu\text{F}$, a 47- μF capacitor was selected and R_d is chosen using [Equation 45](#) and [Equation 46](#):

$$R_d = \sqrt{\frac{L_f}{C_{IN}}} \quad (45)$$

$$R_d = \sqrt{\frac{1.8 \mu\text{H}}{10 \mu\text{F}}} = 0.424 \Omega \quad (46)$$

8.2.2.6 MOSFET Selection

The LM5140-Q1 gate drivers are powered by the internal 5-V VCC bias regulator. To reduce power dissipation in the controller and improve efficiency, the VCCX pin which must be connected to 5-V output or an external 5-V bias supply. The MOSFETs used with the LM5140 require a logic-level gate threshold with on-resistance specified with $V_{GS} = 4.5 \text{ V}$ or lower.

The four MOSFETs must be chosen with a V_{DS} rating to withstand the maximum V_{IN} voltage plus supply voltage transients and spikes (ringing). For automotive applications, the maximum V_{IN} occurs during a load dump and the voltage can surge to 42 V under some conditions. A MOSFET with a V_{DS} rating of 60 V would meet most application requirements. The N-channel MOSFETs must be capable of delivering the average load current plus peak ripple current during switching.

The high-side MOSFET losses are associated with the $R_{DS(ON)}$ of the MOSFET and the switching losses.

$$P_{d_{HS}} = (I_{OUT}^2 \times R_{DS(on)} \times D_{max}) + \frac{1}{2} V_{IN} \times (t_r + t_f) \times I_{OUT} \times f_{sw} \quad (47)$$

$$P_{d_{HS}} = (6 \text{ A}^2 \times 0.026 \Omega \times 0.413) + \frac{1}{2} \times 12 \text{ V} \times (17 \text{ ns} + 17 \text{ ns}) \times 6 \text{ A} \times 2.2 \text{ MHz} = 2.69 \text{ W} \quad (48)$$

The losses in the low-side MOSFET include the $R_{DS(ON)}$ losses, the dead time losses, and losses in the MOSFETs internal body diode. The body diode conducts the inductor current during the dead time before the rising edge of the switch node. Minority carriers are injected into and stored in the body diode PN junction. As the high-side FET begins to turn on, a negative current must first flow through the diode to remove the stored charge before the diode can be reverse biased. During this time, the high-side MOSFET drain-source voltage remains at V_{IN} until all the diode minority carriers are removed. Then the diode begins to block negative voltage and the reverse current continues to flow to charge the depletion capacitance of the body diode junction. The total charge required to reverse bias the diode is called reverse-recovery charge Q_{rr} . The power loss in the low-side MOSFET can be calculated from [Equation 49](#) and [Equation 50](#):

$$P_{d_{LS}} = (I_{OUT}^2 \times R_{DS(on)} \times (1 - D_{max})) + (I_{OUT} \times (t_{dr} + t_{df}) \times F_{SW} \times V_{DFET}) + (D_{Qrr} \times F_{SW} \times V_{IN}) \quad (49)$$

$$P_{d_{LO}} = 6^2 \text{ A} \times 26 \text{ m}\Omega \times (1 - 0.413) + (6 \text{ A} \times 20 \text{ ns} + 6 \text{ A} \times 20 \text{ ns}) \times 2.2 \text{ MHz} \times 0.8 \text{ V} + 105 \text{ nC} \times 2.2 \text{ MHz} \times 12 \text{ V} = 3.744 \text{ W}$$

where

- t_{dr} and t_{df} are the switch node voltage rise and fall times (20 ns)
 - V_{DFET} the forward voltage drop across the low-side MOSFET internal body diode (0.8 V)
 - D_{Qrr} the internal body diode reverse recovery charge (105 nC)
 - and $R_{DS(ON)}$ the on resistance of the low-side MOSFET (26 m Ω at $T_J = 125^\circ\text{C}$)
- (50)

[Table 2](#) provides parameters for several MOSFETs that have tested in the LM5140-Q1 evaluation module.

Table 2. EVM MOSFETs

MANUFACTURER	PART NUMBER	VDS (V)	ID (A)	Q_{gMAX} (nC) VGS = 4.5 V	$R_{DS(ON)}$ MAX (m Ω) VGS = 4.5	C_{OSS} /MAX	APPLICATION
VISHAY	SQJ850EP	60	24	30	32	215	Automotive High Power
VISHAY	SQ7414EN	60	5.6	25	36	175	Automotive Low Power
Texas Instruments	CSD18534Q5A	60	13	11.1	12.4	217	Industrial

8.2.2.7 Driver Slew Rate Control

[Figure 33](#) shows the high current driver outputs with independent source and current sink pins for slew rate control. Slew rate control enables the user to adjust the switch node rise and fall times which can reduce the conducted EMI in the FM radio band (30 MHz to 108 MHz). Using the LM5140-Q1 EVM, conducted emission were measured in accordance with CISPR 25. [Figure 34](#) shows the measured results without slew rate control. The conducted EMI results with slew rate control are shown in [Figure 35](#).




Figure 33. Drivers With Slew Rate Control




Figure 34. EMI Measurements CISPR 25, No Slew Rate Control

Referring to [Figure 34](#) and [Figure 35](#) a 10-dB reduction in conduction emissions in the FM band is attained by using slew rate control. This can reduce the size and cost of the EMI filters.




Figure 35. EMI Measurements CISPR 25 With Slew Rate Control

8.2.2.8 Sub-Harmonic Oscillation

For peak current mode control, sub-harmonic oscillation occurs with a duty cycle greater than 50% and is characterized by alternating wide and narrow pulses at the SW pin. By adding a compensating ramp equal to the down-slope of the inductor current, any tendency toward sub-harmonic oscillation is damped within one switching cycle.

In time-domain analysis, the steady-state inductor current starts and ends at the same value during one clock cycle. If the magnitude of the end-of-cycle current error, dl_1 , caused by an initial perturbation, dl_0 , is less than the magnitude of dl_0 or $dl_1/dl_0 > -1$, the perturbation naturally disappears after a few cycles, refer to [Figure 36](#). When $dl_1/dl_0 < -1$, the initial perturbation does not disappear resulting in sub-harmonic oscillation in steady-state operation. By choosing $K > 1$, sub-harmonic oscillation is avoided.




Figure 36. Sub-Harmonic Oscillation

$$\frac{dl_0}{dl_1} = 1 - \frac{1}{k}$$

(51)

The relationship between Q and K factor is illustrated graphically in Figure 37.




Figure 37. Sampling Gain Q vs K Factor

The minimum value of K is 0.5. This is the same as time domain analysis result. When $K < 0.5$, the regulator is unstable. High gain peaking at 0.5 results in sub-harmonic oscillation at $F_{SW}/2$. When $K = 1$, one-cycle damping is realized and Q is equal to 0.673 at this point. A higher K factor may introduce additional phase shift by moving the sampled gain inductor pole closer to the crossover frequency but helps reduce noise sensitivity in the current loop.

8.2.2.9 Control Loop

The open-loop gain is defined as the product of modulator and feedback transfer functions. When plotted on a dB scale, the open loop gain is shown as the sum of modulator gain and feedback gain.

DC modulator gain is calculated in Equation 52:

$$AM = \frac{R_{LOAD}}{(R_{sense} + R_{DCR}) \times G_{CS}}$$

where

- G_{CS} is the current sense amplifier gain (12)
 - R_{LOAD} is the load resistance
 - R_{DCR} is the dc resistance on the output inductor
 - R_{SENSE} is the current sense resistance
- (52)

The modulator gain plus power stage transfer function with an embedded current loop is shown in [Equation 53](#). The equation included the sample gain at $F_{SW}/2$ (ω_n), which is caused by sampling effect of current mode control.

$$\frac{\hat{V}_{OUT}}{\hat{V}_C(s)} = AM \times \frac{\left(1 + \frac{s}{\omega_Z}\right)}{\left(1 + \frac{s}{\omega_P}\right) \times \left(1 + \frac{s}{\omega_n Q} + \frac{s^2}{\omega_n^2}\right)}$$
(53)

$$s = 2 \times \pi \times F_{SW}$$

$$K = 1$$

$$Q = \frac{1}{\pi(K - 0.5)}$$

$$\omega_Z = \frac{1}{C_{ESR} \times C_{OUT}}$$

$$\omega_P = \frac{1}{R_{LOAD} \times C_{OUT}}$$

$$\omega_n = \pi \times F_{SW}$$
(54)

Because the loop cross over frequency is well below sample gain effects, [Equation 54](#) can be simplified as one pole and a one zero system as shown in [Equation 55](#)

$$\frac{\hat{V}_{OUT}(s)}{\hat{V}_C(s)} = AM \times \frac{\left(1 + \frac{s}{\omega_Z}\right)}{\left(1 + \frac{s}{\omega_P}\right)}$$
(55)

8.2.2.10 Error Amplifier

A type II compensator using an transconductance error amplifier (EA) G_m is shown in [Figure 38](#). The dominant pole of the EA open-loop gain is set by the EA output resistance, R_{AMP} , and effective bandwidth-limiting capacitance, C_O as follows:

$$G_{EA(openloop)}(s) = -\frac{G_m R_{AMP}}{1 + s R_{AMP} C_O}$$
(56)

The EA high frequency pole is neglected in the above expression. The compensator transfer function from the output voltage to COMP, including the gain contribution from the feedback resistor divider network, is calculated in [Equation 57](#):

$$\frac{\hat{V}_C(s)}{\hat{V}_{OUT}(s)} = \frac{-V_{REF}}{V_{OUT}} \times G_m \times R_{AMP} \times \frac{\left(1 + \frac{s}{\omega_{zEA}}\right)}{\left(1 + \frac{s}{\omega_{pEA1}}\right) + \left(1 + \frac{s}{\omega_{pEA2}}\right)}$$

where

- V_{REF} is the feedback voltage reference (1.2 V)
 - G_m is the error amplifier gain transconductance (1200 μS)
 - and R_{AMP} is the error amplifier output impedance (2.5 M Ω)
- (57)

$$\frac{R_{\text{LOWER}}}{R_{\text{LOWER}} + R_{\text{UPPER}}} = \frac{V_{\text{REF}}}{V_{\text{OUT}}} \quad (58)$$

$$\omega_{\text{ZEA}} = \frac{1}{R_{\text{COMP}} \times C_{\text{COMP}}} \quad (59)$$

$$\omega_{\text{pEA1}} \cong \frac{1}{R_{\text{AMP}} \times C_{\text{COMP}}} \quad (60)$$

$$\omega_{\text{pEA2}} \cong \frac{1}{R_{\text{COMP}} \times C_{\text{HF}}} \quad (61)$$

Typically $R_{\text{COMP}} \ll R_{\text{AMP}}$ and $C_{\text{COMP}} \gg C_0$ so the approximations are valid.




Figure 38. Transconductance Amplifier

The error amplifier compensation components create a pole at the origin, a zero, and a high frequency pole.

The procedure for choosing compensation components for a stable closed loop is:

- Select the desired open-loop gain crossover frequency (f_c); for this application 30 kHz was chosen
- Calculate the R_{COMP} resistor for the gain crossover frequency at 30 kHz

$$R_{\text{COMP}} = f_c \frac{V_{\text{OUT}}}{V_{\text{REF}}} \times \frac{2 \times \pi \times C_{\text{OUT}} \times (R_{\text{SENSE}} + R_{\text{DCR}}) \times G_{\text{CS}}}{G_m} \quad (62)$$

$$R_{\text{COMP}} = 30 \text{ kHz} \times \frac{3.3 \text{ V}}{1.2 \text{ V}} \times \frac{2 \times \pi \times 290 \mu\text{F} \times (0.007 + 0.0081) \times 12}{1200 \times 10^{-6}} = 22687 \quad (63)$$

The value selected for R_{COMP} is 22.6 k Ω

- Calculate the C_{COMP} capacitor value to create a zero that cancels the pole ω_p .

$$C_{\text{COMP}} = \frac{R_{\text{LOAD}} \times C_{\text{OUT}}}{R_{\text{COMP}}} \quad (64)$$

$$C_{\text{COMP}} = \frac{0.477 \times 290 \mu\text{F}}{22.6 \text{ k}\Omega} = 6.12 \text{ nF} \quad (65)$$

The value selected for C_{COMP} is 10 nF

8.2.3 Application Curves

Plotting the modulator gain and feedback gain, (refer to Figure 39).

The results are a gain crossover frequency of 20 kHz with 82° of phase margin, (refer to Figure 40).




Figure 39. (V_O/V_C) Modulator Gain and Phase




Figure 40. Open Loop Gain and Phase

9 Power Supply Recommendations

The LM5140EVM was designed to operate over an input voltage supply range between 3.8 V and 42 V. This input supply must be well regulated. If the power source is placed more than a few inches from the LM5140-Q1 EVM, additional bulk capacitance and ceramic bypass capacitors may be required at the power supply input. An electrolytic capacitor with a value of 47 μ F is typically a good choice.

10 Layout

Careful PCB layout is critical to achieve low EMI and stable power supply operation. If possible, mount all the power components on the top side of the board, making the high frequency current loops as small as possible, and follow these guidelines of good layout practices:

1. Keep the high-current paths short. This practice is essential for stable, jitter-free operation.
2. Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper (2 oz) can enhance full load efficiency by 1% or more.
3. Minimize current-sensing errors by routing CS and VOUT using a kelvin sensing directly across the current-sense resistor (R_{sense}).
4. Route high-speed switching nodes (HB, HO, LO, and SW) away from sensitive analog areas (FB, CS, and VOUT).

10.1 Layout Guidelines

- Place the power components first, with ground terminals adjacent to the low-side FET. If possible, make all these connections on the top layer with wide, copper-filled areas.
- Mount the controller IC as close as possible to the high and low-side MOSFETs. Make the grounds and high and low-sided drive gate drive lines as short and wide as possible. Place the series gate drive resistor as close to the MOSFET as possible to minimize gate ringing.
- Locate the gate drive components (D1 and C17) together and near the controller IC; refer to [Figure 41](#). Be aware that peak gate drive currents can be as high as 4 A. Average current up to 150 mA can flow from the VCC pin to the V_{CC} capacitor through the bootstrap diode to the bootstrap capacitor. Size the traces accordingly.
- Make the ground connections to the LM5140-Q1 controller as shown in [Figure 43](#). Create a power grounds directly connected to all high-power components and an analog ground plane for sensitive analog components. The analog ground plane (AGND) and power ground plane (PGND1, and PGND2) must be connected at a single point directly under the IC (at the die attach pad or DAP).
- [Figure 41](#) shows the schematic of the high frequency loops of one synchronous buck channel. The current flows through Q1 and Q2, through the power ground plane and back to VIN through the ceramic capacitors C11 and C12. This loop must be as small as possible to minimize EMI. See [Figure 42](#) for the recommended PCB layout.

10.2 Layout Example




Figure 41. Synchronous Buck Power Flow




Figure 42. Synchronous Buck High Frequency Current Path

Layout Example (continued)




Figure 43. AGND and PGND Connections




Figure 44. Top and Bottom PWM Layers

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM5140QRWGRQ1	Active	Production	VQFNP (RWG) 40	2500 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 150	LM5140 RWGQ1
LM5140QRWGRQ1.A	Active	Production	VQFNP (RWG) 40	2500 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 150	LM5140 RWGQ1
LM5140QRWGTQ1	Active	Production	VQFNP (RWG) 40	250 SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 150	LM5140 RWGQ1
LM5140QRWGTQ1.A	Active	Production	VQFNP (RWG) 40	250 SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 150	LM5140 RWGQ1

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5140QRWGRQ1	VQFNP	RWG	40	2500	330.0	17.5	6.3	6.3	1.1	12.0	16.0	Q2
LM5140QRWGTQ1	VQFNP	RWG	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5140QRWGRQ1	VQFNP	RWG	40	2500	336.6	336.6	41.3
LM5140QRWGTQ1	VQFNP	RWG	40	250	180.0	180.0	79.0


RWG0040A



PACKAGE OUTLINE

VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4221568/A 07/2014

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RWG0040A

VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:12X



SOLDER MASK DETAILS

4221568/A 07/2014

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RWG0040A

VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
75% PRINTED SOLDER COVERAGE BY AREA
SCALE:12X

4221568/A 07/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025